Skip to main content
eScholarship
Open Access Publications from the University of California

UC San Diego

UC San Diego Electronic Theses and Dissertations bannerUC San Diego

Envelope amplifier design for wireless base-station power amplifiers

Abstract

In order to deliver high data rates, modern wireless communication systems transmit complex modulated signals with high peak-to-average ratio, which demands wide bandwidth and stringent linearity performance for power amplifiers. To satisfy spectral mask regulations and achieve adequate error vector magnitude, power amplifiers typically operate at 6 to 10 dB back-off from the maximum output power, leading to low efficiency. To overcome the low efficiency problem, the envelope tracking power amplifier architecture has been proposed for this type of application due to its feature of high efficiency over a wide power range. The overall efficiency of an envelope tracking system relies not only on performance of the RF power amplifier but also on that of an envelope amplifier that provides a dynamically varying power supply voltage. This dissertation focuses on envelope amplifier design for efficiency enhancement of envelope tracking power amplifiers. First, the envelope tracking power amplifier architecture is analyzed, and the efficiency of a RF transistor in the envelope tracking technique is described. Then envelope amplifier behavior is investigated and a general purpose simulator is developed for analyzing and designing an envelope amplifier. Power loss and efficiency of the envelope amplifier is analyzed and compared with experimental results. The design of envelope amplifiers for high voltage (> 30 V) envelope tracking applications is described. A high voltage envelope amplifier is designed, implemented and verified. The overall envelope tracking system employing a GaN-HEMT RF transistor is demonstrated. Finally, a new architecture is developed for the efficiency enhancement of envelope amplifiers, using a digitally assisted controller design. Digital control is utilized to mitigate delay in the control loop inside the envelope amplifier, leading to lower overall power dissipation. A novel envelope amplifier architecture with dual-switcher stages based on the digitally-assisted control strategy is proposed, designed and implemented. The strategy is demonstrated to improve the efficiency of envelope amplifier as well as the system overall efficiency. The resulting performance of envelope tracking system employing a GaAs high voltage HBT with a single carrier W-CDMA input demonstrated state- of-the-art efficiency with good linearity performance

Main Content
For improved accessibility of PDF content, download the file to your device.
Current View