Title
Accelerating DNN Inference with GraphBLAS and the GPU

Permalink
https://escholarship.org/uc/item/1fg335kd

Authors
Wang, Xiaoyun
Lin, Zhongyi
Yang, Carl
et al.

Publication Date
2019-09-22

Data Availability
The data associated with this publication are available at:
https://graphchallenge.mit.edu/data-sets

Peer reviewed
Accelerating DNN Inference with GraphBLAS and the GPU

Xiaoyun Wang
Department of Computer Science
University of California, Davis
Davis, California 95616
Email: xiywang@ucdavis.edu

Zhongyi Lin Carl Yang John D. Owens
Department of Electrical & Computer Engineering
University of California, Davis
Davis, California 95616
Email: {zhylin, ctcyang, jowens}@ucdavis.edu

Abstract—This work addresses the 2019 Sparse Deep Neural Network Graph Challenge with an implementation of this challenge using the GraphBLAS programming model. We demonstrate our solution to this challenge with GraphBLAST, a GraphBLAS implementation on the GPU, and compare it to SuiteSparse, a GraphBLAS implementation on the CPU. The GraphBLAST implementation is 1.94× faster than SuiteSparse; the primary opportunity to increase performance on the GPU is a higher-performance sparse-matrix-times-sparse-matrix (SpGEMM) kernel.

I. INTRODUCTION

The newest GraphChallenge (2019) targets inference using large sparse deep neural networks. Neural networks are ubiquitous in a wide range of modern machine learning workloads. Inference is the process of using a trained network to evaluate an input. The larger the network, the better the quality of the evaluation; but network size is limited by the size of processor memory. Thus an emerging area of focus is to prune the network by removing network connections with small weights, making the networks sparse and thus able to achieve similar accuracy and better performance with less memory or superior accuracy and similar performance with the same amount of memory as dense networks.

Dense networks are straightforward to parallelize as any reasonable decomposition of the network across parallel processors results in uniform workloads per processor. Sparsifying the network will likely result in load imbalances across processors, so implementing high-performance inference using sparse networks is a more challenging task.

Our implementation treats the network as a graph and thus can leverage the significant investment in high-performance graph computation frameworks to address this problem. High-performance graph frameworks are well-suited to address parallel workloads with fine-grained load imbalance. Our framework of choice is based on the GraphBLAS [5], an open standard specification that expresses graph computation in the language of linear algebra. The initial mapping of inference on large sparse deep neural networks to the GraphBLAS was the work of Kepner et al. [6], who demonstrated how the mathematics described by Kepner et al. is the core of our implementation.

We compare against the “SuiteSparse” GraphBLAS implementation of Davis [1], implemented on a CPU. Davis implemented this GraphChallenge problem, using his SuiteSparse GraphBLAS backend, in the LAGraph algorithm suite [8]. (For the remainder of this paper, we will refer to this work as “SuiteSparse”.)

Our contributions in this work are:

1) We implement the GraphChallenge problem on the GPU using our “GraphBLAST” GraphBLAS backend [14].

2) We mitigate the problem of limited GPU memory using data parallelism. This allows us to complete the GraphChallenge using a GPU with 12 GB main memory that would otherwise not be able to fit the 16 384- and 65 536-neuron models.

3) We perform a thorough performance comparison with SuiteSparse and MATLAB baseline that indicates we get a 1.94× geometric mean (3.17× peak) and 43.3× geometric mean (56.0× peak) speedups respectively.

4) We highlight the importance of one specific form of load-balancing: given sparse matrices Y and W, deciding whether to perform the multiplication using the matrices in CSR (compressed sparse row) format. We note that on these datasets choosing the correct format yields a 5.80× geometric mean (175.5× peak) speedup.

5) Our performance analysis shows the source of our speedup over SuiteSparse: (1) parallelizing the filtering out of zeroes from the activation matrix (SuiteSparse does this sequentially), and (2) avoiding one level of memory indirection by having rank promotion (i.e., Numpy-style broadcasting) that allows elementwise operations between a matrix and a vector in which the vector is replicated along either the row or column direction.

II. ALGORITHM

Algorithm 1 shows the pseudocode of how each step of the problem is mapped to operations in the GraphBLAST implementation of the GraphBLAS. The implementation in SuiteSparse is similar. The core of this algorithm is the...
Algorithm 1 Pseudocode of the Sparse Deep Neural Network Graph Challenge’s mapping to GraphBLAS.

Inputs:
- $Y_0$, an MNIST image as a sparse matrix;
- $W$, a list of sparse weight matrices;
- $b$, a list of bias vectors;
- $\text{TrueCategories}$, a true category vector; and
- $L$, the number of layers

Output:
- Categories (rows) in the final matrix with entries > 0

▸ Part 1: Evaluate DNN for all layers (timed)
   for $l$ from 0 to $L - 1$ do
   ▸ Maps to $\times m \times m$ with PlusMultipliesSemiring in GraphBLAST.
     $Y_{l+1} \leftarrow Y_lW_l$
   ▸ Maps to eWiseMult with plus binary operation.
     $Y_{l+1} \leftarrow Y_{l+1} + b_l$
   ▸ Maps to eWiseMult with maximum binary operation.
     $Y_{l+1} \leftarrow \text{ReLU}(Y_{l+1})$
   ▸ (Optional) Filter out zeroes in Matrix $Y_{l+1}$.
     $Y_{l+1} \leftarrow \text{rebuild}(Y_{l+1}, 0)$
   ▸ Maps to eWiseMult with minimum binary operation.
     $Y_{l+1} \leftarrow \text{clip}(Y_{l+1}, 32)$
   end for

▸ Part 2: Identify categories in final matrix (timed)
   ◀ Maps to reduce with PlusMonoid.
   $C \leftarrow \text{Rowsum}(Y_L)$
   ◀ Maps to assign.
   Categories $\leftarrow \text{Boolean}(C)$

▸ Correctness checking (not timed).
   Check correctness by comparing Categories with TrueCategories.

multiplication of the sparse inference weight matrix with the input sparse feature matrix.

In Part 1, we map the sparse matrix multiplication of the input matrix and the weight matrix to a matrix multiplication operation. In GraphBLAST, this step is $m \times m$ with the semiring PlusMultipliesSemiring. In SuiteSparse, this semiring is specified with $\text{LAGraph\_PLUS\_TIMES}$. GraphBLAST does not support allows in-place computation (i.e., $Y = YW$), so we use $Y'$ for the input matrix and a second matrix $Y_{\text{swap}}$ for the output matrix. At each step, after the $m \times m$ operation, we swap $Y$ and $Y_{\text{swap}}$. The next steps are adding a bias and applying a rectifier activation function (a “ReLU”), which we implement as two eWiseMult operations with plus and maximum binary operations. After the ReLU, we have a Matrix::rebuild method that filters out the zeroes from matrix $Y$. Finally, we clip ReLU values above 32 with another eWiseMult operation using the minimum binary operation.

The result of Part 1 is the matrix $Y$. We compute the sum of each row of this matrix $Y$ with a reduce operation with the PlusMonoid and store it into a sparse vector $C$. We then extract the category pattern of $C$ into a Boolean dense vector, where each false entry corresponds to a zero value in $C$ and each true entry corresponds to a non-zero value. This concludes the computation steps; we stop timing at this point, then verify category correctness by extracting tuples of value and index from this dense vector and verify correctness.

III. EXPERIMENTS

We compare three implementations of the GraphChallenge benchmark:

- A single-threaded CPU MATLAB implementation, running on one core of a 2.2 GHz 20-core Intel Xeon E5-2698 v4 CPU;
- A 32-thread$^1$ CPU GraphBLAS implementation on SuiteSparse, running on all cores of a 2.2 GHz 20-core Intel Xeon E5-2698 v4 CPU; and
- A GPU GraphBLAS implementation on GraphBLAST, running on an NVIDIA Titan V. The sparse-matrix-times-sparse-matrix kernel in GraphBLAST is currently implemented using NVIDIA’s CUDA 10.0 and cuSPARSE (10.0) sparse-matrix library [11].

On all implementations, both the input and output are stored in the memory of the processor that is performing the computation. While it may be argued that the GPU implementation’s data should begin and end in the CPU’s memory, we submit that it is most likely that an inference operation would be only one stage in a multi-stage pipeline that is increasing implemented entirely on the GPU (cf. NVIDIA’s RAPIDS initiative), and thus our methodology likely represents the common case. We note, however, that GraphBLAST’s overall performance would decrease if it included the time to copy input and output data between CPU and GPU.

A. Results

We record runtimes for both the matrix manipulation part (Part 1 of Algorithm 1) and the identification of results greater than zero part (Part 2 of Algorithm 1). Table I contains the results for each implementation and Table II summarizes the rate metric specified by the challenge (inputs x DNN connections/runtime). The runtimes of Part 1 are at least 3 orders of magnitude greater than Part 2 so we concentrate on Part 1 runtimes in our analysis.

The amount of memory required to store the largest case (65,536 neurons and 1920 layers) does not fit into our GPU’s memory and hence our results do not include that case.

As expected, increasing the number of neurons or increasing the number of layers increases the runtime roughly proportionally for all implementations. We observe the following geomean speedups on overall runtime:

- SuiteSparse over MATLAB: 21.84x
- GraphBLAST over MATLAB: 43.32x
- GraphBLAST over SuiteSparse: 1.94x

$^1$For SuiteSparse, we ran all thread counts from 1 to 40 and found 32 threads was the fastest.
B. Performance Analysis of Each Operation

In terms of the main matrix-matrix operation, we do not see as marked a difference in performance.

a) Multiply with weights: In terms of matrix-matrix multiplication, we use cuSPARSE’s “csrgemm2” routine [11]. Compared to SuiteSparse, we are between $1.13 \times$ slower to $2.41 \times$ faster. In the geometric mean, we are $1.34 \times$ faster. SuiteSparse uses a multithreaded implementation of Gustavson’s algorithm [1], [4].

As Figure 1 illustrates, in terms of the non-matrix-matrix multiplication operations, we see a significant $9.79 \times$–$23.4 \times$ (16.6 $\times$ geometric mean) speedup when compared with SuiteSparse. There are several differences between our implementation and SuiteSparse, which are outlined below:

b) Add bias: For adding the bias, SuiteSparse implements this addition as a matrix-matrix multiplication where the activation matrix is multiplied by the bias vector $b$ represented as diagonal matrix $\text{diag}(b)$. However, since SuiteSparse stores sparse matrices in CSC format, this is equivalent to treating the bias vector as a sparse vector in which the CSC $\text{col}_\text{ptr}$ array corresponds to the sparse vector indices and the CSC $\text{values}$ array corresponds to the sparse vector values. This forces an unnecessary layer of indirection that harms performance. Instead of modeling this addition operation as a matrix-matrix multiplication, we treat it as a GraphBLAS extension method, namely an elementwise multiplication operation between the activation matrix and the bias vector in which the vector is broadcasted into a matrix in Numpy fashion [12] (or rank-promoted [9]) into a matrix. Since the vector is dense, this allows avoiding one layer of indirection into the vector indices. In terms of adding bias, we attain a $50 \times$–$80.7 \times$ (59.2 $\times$ geometric mean) speedup over SuiteSparse. Even though this method is not currently in the GraphBLAS standard, we provide evidence that Numpy-style broadcasting is both a useful convenience method and important for high performance.

c) Clipping at 32: For clipping at 32, SuiteSparse implements the operation as an apply operation using a user-defined unary operator $\text{ymax}$, which returns 32 if the input is equal or above 32 and returns the input value if below 32. Since this operation is user-defined, it cannot be inlined by the SuiteSparse GraphBLAS shared library. Instead, we opt to use the maximum binary operation together with an elementwise multiplication between a matrix and a scalar value 32 that is broadcasted into a matrix in Numpy fashion. The advantage of such an operation is that by using a standard maximum binary operation, the operation can be inlined in the inner loop. In terms of clipping at 32, we attain a $27.6 \times$–$93.6 \times$ (62.1 $\times$ geometric mean) speedup over SuiteSparse.

d) ReLU and filtering nonzeroes at each layer: For performing the ReLU and filtering nonzeroes out, SuiteSparse uses an extension method $\text{GxB} \text{select}$. What this operation does is allow the user to pass in either a user-defined or predefined $\text{SelectOp}$ such as $\text{GxT_GT_ZERO}$. When given an input matrix, this operation will return an output matrix filled with only the input matrix elements that are greater than zero. We do a similar operation called $\text{Matrix::rebuild}$, except we implement this operation in less generality and in parallel. Our $\text{rebuild}$ operation takes 3 arguments: input and output Matrix $Y$, zero element $z$, and descriptor. It is functionally equivalent to the following two GraphBLAS operations:

1) $\text{eWiseMult}$ with equality binary operator, and tests each nonzero of the input matrix for equality with the zero
for GraphBLAST (both $Y^TW$ and $W^TY^T$), SuiteSparse, and Matlab.

<table>
<thead>
<tr>
<th>Layers</th>
<th>Neurons</th>
<th>1024</th>
<th>4096</th>
<th>16384</th>
<th>65536</th>
</tr>
</thead>
<tbody>
<tr>
<td>Part 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>120</td>
<td>1.67632</td>
<td>4.85655</td>
<td>19.1996</td>
<td>79.8156</td>
<td></td>
</tr>
<tr>
<td>480</td>
<td>5.29933</td>
<td>17.6273</td>
<td>73.3141</td>
<td>335.672</td>
<td></td>
</tr>
<tr>
<td>1920</td>
<td>19.9119</td>
<td>68.7398</td>
<td>307.507</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Part 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>120</td>
<td>0.000225136</td>
<td>0.0042545</td>
<td>0.009984867</td>
<td>0.0517733</td>
<td></td>
</tr>
<tr>
<td>480</td>
<td>0.00230621</td>
<td>0.00413536</td>
<td>0.0100087</td>
<td>0.0903038</td>
<td></td>
</tr>
<tr>
<td>1920</td>
<td>0.00186198</td>
<td>0.00507398</td>
<td>0.0208721</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(a) GraphBLAST, $W^TY_0^T$

<table>
<thead>
<tr>
<th>Layers</th>
<th>Neurons</th>
<th>1024</th>
<th>4096</th>
<th>16384</th>
<th>65536</th>
</tr>
</thead>
<tbody>
<tr>
<td>Part 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>120</td>
<td>2.65</td>
<td>8.95</td>
<td>50.03</td>
<td>252.94</td>
<td></td>
</tr>
<tr>
<td>480</td>
<td>7.09</td>
<td>28.21</td>
<td>172.05</td>
<td>891.58</td>
<td></td>
</tr>
<tr>
<td>1920</td>
<td>24.86</td>
<td>106.08</td>
<td>712.79</td>
<td>3577.19</td>
<td></td>
</tr>
<tr>
<td>Part 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>120</td>
<td>0.00262717</td>
<td>0.00796638</td>
<td>0.0252706</td>
<td>0.115172</td>
<td></td>
</tr>
<tr>
<td>480</td>
<td>0.00224776</td>
<td>0.00426845</td>
<td>0.0269771</td>
<td>0.106592</td>
<td></td>
</tr>
<tr>
<td>1920</td>
<td>0.00181377</td>
<td>0.0073598</td>
<td>0.0297972</td>
<td>0.117601</td>
<td></td>
</tr>
</tbody>
</table>

(b) GraphBLAST, $Y_0W$
Fig. 2: Nonzeroes per row in the activation matrix in each layer of a 1024-neuron, 120-layer neural network with multiplications \(Y_lW\) and \(W^TY_l\), respectively. Darker shades of blue indicate nonzeroes per row closer to median, while lighter shades indicate nonzeroes per row at the 10th and 90th percentile.

side matrix \((Y^T_l = W^TY^T_l + b^T)\), we can ensure that \(W^T\) as the left matrix in matrix-matrix multiplication of every layer.

When both matrices are stored in CSR format, the performance of matrix multiplication is in large part driven by load imbalances imposed by the structure of the lefthand side matrix. In the GraphChallenge problem, weight matrix \(W^T\) always has exactly 32 nonzeroes per row, so we see no load imbalance and hence have better performance when we use \(W^T\) on the left. The geometric speedup of \(W^T\) over \(Y\) across all neuron/layer combinations is \(5.80\times\), with speedups increasing with larger neuron count (peak speedup is \(175.5\times\) for the 65 536-neuron-480-layer case). If the weight matrices had more variability with the number of nonzeroes per row, the performance gap between having \(Y\) and \(W\) on the left would narrow. Although SuiteSparse uses the CSC storage format in which the righthand side matrix is the key determinant of load-balancing, they perform \(Y^T_l = Y^T_0W + b\). Functionally, this is equivalent as multiplying \(Y^T_l = W^TY^T_0 + b^T\) in CSR storage, so we speculate they are doing so for load-balancing reasons as well.

b) Filtering nonzeroes at each layer: At the end of each layer, the resulting matrix may have numerous zeroes. We can choose to leave that matrix unchanged (and pay the extra compute cost of computing on zeroes in the next layer) or run a filter step at the end of each layer’s computation that removes all nonzeroes. We find that the filter step results in considerably higher performance (on one of our experiments, for instance, it reduces overall runtime from 40 s to 2.25 s).

Figure 3 illustrates the impact of filtering out zeroes. Without filtering out the nonzeroes, the activation matrix \(Y_l\) becomes dense after layer 4. However, if the zero entries are filtered out during each layer, the activation matrix is kept sparse and converges to 3% matrix fill.

c) Pruning neurons: We observe that the values of nonzeroes in weights are all 0.0625 for all layers. We also observe that the number of nonzeroes stops changing after early layers, e.g., in the 1024-neuron, 120-layer case the number of nonzeroes remains 1855488 since the 29th layer. This inspires us that pruning the last layers might possibly speedup the inference hurt the correctness of the results. The following pruning scheme has been tried between the ReLU step and the rebuild step: an amount of 40% of the number of nonzeroes of random indices are generated using the cuRAND library and values corresponding to these indices in the \(Y\) matrix after layer 80 are zeroed out. We achieve \(1.03\times\) speedup with 1024-neuron, 120-layer and \(1.10\times\) with 16384-neuron, 1920-layer. However, the feasibility of this approach is due to the special characteristic of the given dataset. Without further improvements this approach may not generalize well in other similar contexts, which is beyond the scope of this paper, and thus we decide not to present the results with pruning here.

d) Running larger datasets: The 65 536-neuron-1920-layer case requires 38 GB of storage, which significantly exceeds the 12 GB of DRAM on our Titan V. Scaling to such a large dataset would require a different approach, almost certainly exploiting model parallelism. Possibilities include (a) loading a different subset of weights to the GPU, analogous to an out-of-memory graph framework, or (b) sending the intermediate computation to another GPU that holds a different subset of layers, analogous to a multi-GPU graph framework. We leave addressing this problem as future work.

e) Impact on GraphBLAS API: We implemented the following extension to the GraphBLAS API, which the GraphBLAS community may wish to consider for further study and possible additions to the standard.
(Numpy-style broadcasting): We see significant speed-up of 9.79×−23.4× (16.6× geometric) by using rank promotion on elementwise operation to avoid the use of user-defined unary operators and a layer of indirect memory access when doing elementwise multiply between matrix and vector instead of doing matrix-matrix multiplication with a diagonal matrix. In addition, the Numpy-style broadcasting may be more natural to Python users than needing to diagonalize a matrix in order to do an elementwise multiply. It may be an important addition in terms of convenience and performance to the GraphBLAS specification.

IV. CONCLUSION

In this work we have demonstrated a high-performance implementation of the 2019 Sparse Deep Neural Network Graph Challenge using a GPU implementation of the GraphBLAS standard. While our implementation shows a 1.94× speedup over the “SuiteSparse” CPU implementation of GraphBLAS, the most important kernel in any implementation of this challenge will be the SpGEMM operation, and we only show a 1.34× speedup over SuiteSparse on this kernel. In its marketing materials, cuSPARSE claims a 2–5× speedup over CPU competitors, and the raw computational and memory throughput of a GPU has a similar multiple over the CPU, so we believe this kernel represents the most significant opportunity to improve GPU performance. Recent GPU library implementations, including bhSPARSE [7], nSparse [10], and RMerge2 [3], have demonstrated significant speedups over cuSPARSE, and may be well-suited for the matrix operations we require in this challenge. cuSPARSE has the unenviable task of running effectively on any sparse matrix and thus its developers may have concentrated more on generality than performance. Nonetheless we hope that a future version of GraphBLAS—one that either implements its own kernels, that leverages other research libraries, or that incorporates an improved cuSPARSE—may be able to deliver higher performance in the future without any changes to the implementation of this graph challenge.

In terms of future work, we note that due to GPU memory limitations, we were not able to run the 65,536-neuron-1920-layer model, which would have required an estimated 38 GB memory to run while the Titan V GPU we had access to only has 32 GB memory. In order to run larger sparse neural networks on GPUs, we will need to implement model parallelism, which would be interesting to address within the GraphBLAS specification. In this instance, the memory consumption is largely taken up by the 1920 layers, each having dimension 65,536 × 65,536 with ~2M nonzeros. If each layer were instead divided amongst 4 GPUs (e.g., layers 1–480 on GPU0, 481–960 on GPU1, 961–1440 on GPU2, 1441–1920 on GPU3), then each GPU could do local computation while only needing to communicate activations across GPUs at layer boundaries 480, 960 and 1440. Ideally, this can be combined with data parallelism in order to optimize the matrix dimensions for performance [2], [13].

REFERENCES