

© 2023 IEEE

Proceedings of the 15th IEEE Energy Conversion Congress and Exposition (ECCE 2023), Nashville, TN, USA, October 29 – November 2, 2023

Comparative Performance Analysis of Regulated Hybrid Switched-Capacitor Topologies for Direct 48 V to Point-of-Load Conversion

Y. Zhu
N. M. Ellis
R. C. N. Pilawa-Podgurski

Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Comparative Performance Analysis of Regulated Hybrid Switched-Capacitor Topologies for Direct 48 V to Point-of-Load Conversion

Yicheng Zhu, Nathan M. Ellis, and Robert C. N. Pilawa-Podgurski

Department of Electrical Engineering and Computer Sciences

University of California, Berkeley

Email: {yczhu, nathanmilesellis, pilawa}@berkeley.edu

Abstract—Multiple regulated hybrid switched-capacitor (SC) topologies have been proposed in previous literature for direct 48 V to point-of-load (PoL) conversion. To compare their theoretical potential, this paper establishes an analytical framework for topological characterization and performance comparison using two metrics: a) a normalized switch stress as an indicator for efficiency and b) a normalized passive component volume as an indicator for power density. Based on the proposed analytical framework, a comparative analysis of state-of-the-art 48-V-to-1-V regulated hybrid SC converters reveals that increasing the SC stage conversion ratio can reduce both metrics and thus improve both efficiency and power density at the same time.

I. INTRODUCTION

High-performance microprocessors (e.g., CPUs, GPUs, ASICs, etc.) serve as the engine of data center platforms and the foundation for technical progress in areas such as artificial intelligence, deep learning, computer vision, speech recognition, big data mining, and countless other applications. In recent years, the electric power consumption of microprocessors has increased dramatically and is approaching 1000 W, due to the fast-growing demand of greater computational power. As power levels increase, the 48 V_{dc} bus architecture is gradually replacing the legacy 12 V_{dc} bus in modern data centers since the power distribution losses (i^2R losses) decrease by sixteen-fold with the quadrupling of the bus voltage. This makes the design of the voltage regulation modules (VRMs) responsible for the 48 V to Point-of-Load (PoL) power conversion more challenging with a quadrupled voltage conversion burden. In particular, the continued increase in power levels with maintained or even reduced space for power conversion leads to an ever-increasing demand for higher power density. Moreover, higher power conversion efficiency is required to ease the load on the thermal management system and to reduce the electricity consumption of data centers which can bring corresponding economic and environmental benefits.

To address the above challenges, multiple regulated hybrid switched-capacitor (SC) topologies have been proposed in previous literature for direct 48-V-to-PoL conversion in data centers [1]–[14]. As an emerging family of topologies, hybrid SC converters can leverage both the greatly superior energy density of capacitors compared to magnetic components [15], [16] and the better figure-of-merit (FOM) of low-voltage switching devices compared to high-voltage devices [17].




Fig. 1: General representation of a regulated hybrid SC topology consisting of a fixed-ratio SC stage and a multi-phase buck stage. The SC stage is modeled as an ideal DC transformer as presented in [18]. The input voltage V_{in} is first stepped down to V_{buck} by the SC stage. The buck stage then performs the remaining voltage conversion from V_{buck} to V_{out} and output voltage regulation. The total conversion ratio K_{tot} is allocated between the SC stage and the buck stage.

A regulated hybrid SC topology can be captured by the general representation in Fig. 1. In general, it consists of two stages: 1) a fixed-ratio SC stage for efficient and compact voltage conversion, and 2) a multi-phase buck stage for the remainder of the voltage conversion task, output voltage regulation, and soft-charging operation. Note that a distinction of high performance hybrid SC topologies is that the two stages are not independent, but rather have their operation merged [19], [20] to achieve increased performance. The input voltage V_{in} is first stepped down to V_{buck} by the SC stage, where

$$V_{buck} = \frac{V_{in}}{K_{SC}}, \quad (1)$$

and K_{SC} is the SC stage conversion ratio. The buck stage then performs the remaining voltage conversion from V_{buck} to V_{out} and output voltage regulation.

Since the total conversion ratio K_{tot} ($K_{tot} = V_{in}/V_{out}$) is allocated between the SC stage and the buck stage, if the SC stage achieves a larger conversion ratio (K_{SC}), the conversion burden on the buck stage (K_{buck}) can be reduced. At the same output voltage, buck converters with smaller conversion ratios typically require smaller inductors and achieve higher efficiency. Given that magnetic components typically dominate the volume of power converters, it is favorable to design the SC stage to take on more voltage conversion burden so that the inductor volume of the buck stage can be reduced.

Although it is clear that a larger SC stage conversion ratio

is favorable to the buck stage, there is still a concern that increasing the SC stage conversion ratio can impair overall efficiency since achieving a larger SC stage conversion ratio requires more switching devices and thus can induce higher conduction losses and switching losses. Moreover, higher order SC networks require more flying capacitors, potentially offsetting the inductor volume reduction seen in the buck stage.

This paper aims to establish an analytical framework to analyze and compare the performance of regulated hybrid SC converters for 48-V-to-PoL conversion using two metrics: a) a normalized switch stress as an indicator for efficiency and b) a normalized passive component volume as an indicator for power density. Through a comparative analysis, it is revealed that both metrics decrease as the SC stage conversion ratio increases, which indicates that increasing the SC stage conversion ratio can help achieve both higher efficiency and higher power density.

II. ANALYTICAL FRAMEWORK FOR TOPOLOGICAL CHARACTERIZATION AND COMPARISON

The proposed analytical framework focuses on two metrics of regulated hybrid SC topologies: a) a normalized switch stress M_S as an indicator for efficiency and b) a normalized passive component volume M_P as an indicator for power density. This section first discusses the key assumptions of this framework, then provides the definitions and derivations of the two metrics, and finally introduces a formalized analytical procedure using topology-dependent characteristic vectors.

A. Key Assumptions

The proposed analytical framework is based on the following assumptions:

- *Small-ripple approximation:* In the analysis of normalized switch stress, capacitor voltage ripples and inductor current ripples are assumed to be negligible.
- *Lossless energy transfer:* Duty ratio is calculated based on the assumption that the converter is lossless.
- *Linear-ripple approximation:* In the analysis of normalized passive component volume, capacitor voltage ripples and inductor current ripples are assumed to be piecewise linear. In other words, capacitor voltage ripples are assumed to be negligible in inductor volume analysis, and inductor current ripples are assumed to be negligible in capacitor volume analysis.
- *Uniform-ripple approximation:* In the analysis of normalized passive component volume, all inductors are assumed to experience the same percentage current ripple (α_I), and all flying capacitors are assumed to experience the same percentage voltage ripple (α_V).
- *Uniform energy density:* All inductors are assumed to have the same volumetric energy density ($\rho_{E,L}$). All capacitors are assumed to have the same volumetric energy density ($\rho_{E,C}$).

The symbols used in this framework are defined in Table I. The symbols with the hat notation ($\hat{\cdot}$) are normalized values with respect to their base values listed in Table II.

TABLE I: Symbol definitions

Symbol	Definition
N_S	Total number of switching devices
N_L	Total number of inductors
N_C	Total number of flying capacitors
V_{in}	Input voltage (base value for voltage)
V_{buck}	Buck stage input voltage (illustrated in Fig. 1)
V_{out}	Output voltage
I_{out}	Total output current (base value for current)
K_{tot}	Total conversion ratio ($K_{tot} = V_{in}/V_{out}$)
K_{SC}	SC stage conversion ratio ($K_{SC} = V_{in}/V_{buck}$)
K_{buck}	Buck stage conversion ratio ($K_{buck} = V_{buck}/V_{out}$)
$V_{ds,i}$	Peak blocking voltage across switch i
$I_{d(rms),i}$	RMS value of the current through switch i
Vol_{tot}	Total passive component volume
$Vol_{L,j}$	Volume of inductor j
$Vol_{C,k}$	Volume of capacitor k
L_j	Value of inductor j
$I_{L,j}$	Average current of inductor j
$\Delta i_{L,j,ap}$	Average-to-peak current ripple of inductor j
$\Delta i_{L,j,pp}$	Peak-to-peak current ripple of inductor j
T	Switching period of the buck stage
D	Duty ratio of the buck stage
$E_{L,j,peak}$	Peak energy stored in inductor j
C_k	Value of capacitor k
$V_{C,k}$	Average voltage of capacitor k
$\Delta v_{C,k,ap}$	Average-to-peak voltage ripple of capacitor k
$\Delta v_{C,k,pp}$	Peak-to-peak voltage ripple of capacitor k
$q_{C,k}$	Total charge flowing into capacitor k before it is discharged
$E_{C,k,peak}$	Peak energy stored in capacitor k
α_I	Inductor current ripple factor ($\alpha_I = \Delta i_{L,j,ap}/I_{L,j}$)
α_V	Capacitor voltage ripple factor ($\alpha_V = \Delta v_{C,k,ap}/V_{C,k}$)
$\rho_{E,L}$	Volumetric energy density of inductors
$\rho_{E,C}$	Volumetric energy density of flying capacitors
β	Energy density ratio of capacitors to inductors ($\beta = \rho_{E,C}/\rho_{E,L}$)

TABLE II: Base values for normalization

Quantity	Voltage	Current	Charge	Volume
Base value	V_{in}	I_{out}	$I_{out}T$	$\frac{V_{out}I_{out}T}{\rho_{E,L}}$

B. Normalized Switch Stress M_S

The normalized switch stress M_S is defined as the total switch stress normalized to the output power

$$\begin{aligned}
 M_S &= \frac{\sum_{\text{switches}} V_{ds,i} I_{d(rms),i}}{V_{out} I_{out}} = \underbrace{\frac{V_{in}}{V_{out}}}_{K_{tot}} \cdot \sum_{i=1}^{N_S} \underbrace{\frac{V_{ds,i}}{V_{in}}}_{\hat{V}_{ds,i}} \cdot \underbrace{\frac{I_{d(rms),i}}{I_{out}}}_{\hat{I}_{d(rms),i}} \\
 &= K_{tot} \sum_{i=1}^{N_S} \hat{V}_{ds,i} \hat{I}_{d(rms),i}.
 \end{aligned} \tag{2}$$

where $V_{ds,i}$ is the peak blocking voltage across switch i when assuming no capacitor voltage ripple, and $I_{d(rms),i}$ is the RMS value of the current through switch i when assuming no inductor current ripple.

The normalized switch stress M_S indicates how much volt-

ampere (VA) stress that the switches in a topology experience when transferring one per-unit watt of power from the input to the output. A lower M_S is desirable, as it indicates lower switching losses and lower conduction losses and thus higher efficiency. A lower M_S also indicates smaller switch size, which is favorable to higher power density.

C. Normalized Passive Component Volume M_P

The normalized passive component volume M_P is defined as the total passive component volume normalized to the base volume and is the sum of the normalized inductor volume and the normalized capacitor volume

$$M_P = \frac{\text{Vol}_{\text{tot}}}{\text{Vol}_{\text{base}}} = \frac{\sum_{\text{inductors}} \text{Vol}_{L,j} + \sum_{\text{capacitors}} \text{Vol}_{C,k}}{\text{Vol}_{\text{base}}} \\ = \sum_{j=1}^{N_L} \widehat{\text{Vol}}_{L,j} + \sum_{k=1}^{N_C} \widehat{\text{Vol}}_{C,k}, \quad (3)$$

where the base value for volume is

$$\text{Vol}_{\text{base}} = \frac{V_{\text{out}} I_{\text{out}} T}{\rho_{E,L}}. \quad (4)$$

Parameter $\rho_{E,L}$ is the volumetric energy density of inductors, and T is the converter switching period. The normalized passive component volume M_P indicates the total passive component volume needed to meet the given ripple requirements on the inductor currents and flying capacitor voltages when transferring one per-unit watt of power from the input to the output. A smaller normalized passive component volume is desirable, as it indicates higher power density.

This work adopts an energy-based approach to passive component volume assessment by analyzing the peak energy stored in each passive component [16]. To determine the total passive component volume that a topology requires, this section first finds the minimum inductor and capacitor values that can meet chosen current and voltage ripple requirements and then calculates the peak energy stored in the passive components.

1) *Normalized Inductor Volume $\widehat{\text{Vol}}_{L,j}$* : Define the average-to-peak current ripple factor of inductor j as

$$\alpha_I = \frac{\Delta i_{L,j,\text{ap}}}{I_{L,j}} = \frac{\Delta i_{L,j,\text{pp}}}{2I_{L,j}}, \quad (5)$$

where, as annotated in Fig. 2, $I_{L,j}$ is the average inductor current, and $\Delta i_{L,j,\text{ap}}$ and $\Delta i_{L,j,\text{pp}}$ are the average-to-peak and peak-to-peak inductor current ripples, respectively. According to the uniform-ripple approximation, the current ripple factors (α_I) of all inductors are assumed to be the same.

By integrating the inductor's current-voltage relation over $t \in [DT, T]$, we can obtain the peak-to-peak inductor current ripple as

$$\Delta i_{L,j,\text{pp}} = \frac{V_{\text{out}}}{L_j} (1 - D) T, \quad (6)$$

where D is the duty ratio of the buck stage. Based on the




Fig. 2: Current (top, red) and voltage (bottom, blue) waveforms of inductor j (L_j). $I_{L,j}$ is the average current through L_j . $\Delta i_{L,j,\text{ap}}$ and $\Delta i_{L,j,\text{pp}}$ are the average-to-peak and peak-to-peak inductor current ripples, respectively. The inductor voltage jumps between $V_{\text{buck}} - V_{\text{out}}$ and $-V_{\text{out}}$.

assumption of lossless energy transfer, D can be calculated as

$$D = \frac{1}{K_{\text{buck}}} = \frac{K_{\text{SC}}}{K_{\text{tot}}}. \quad (7)$$

We can obtain the minimum inductor value required to meet the chosen current ripple requirement (α_I) by substituting (5) and (7) into (6), which yields

$$L_j = \frac{V_{\text{out}} T}{2\alpha_I I_{L,j}} \left(1 - \frac{K_{\text{SC}}}{K_{\text{tot}}} \right). \quad (8)$$

Therefore, the peak energy stored in the inductor is

$$E_{L,j,\text{peak}} = \frac{1}{2} L_j (I_{L,j} + \Delta i_{L,j,\text{ap}})^2 \\ = \frac{1}{2} (1 + \alpha_I)^2 L_j I_{L,j}^2. \quad (9)$$

Substituting (8) into (9) yields the required inductor volume

$$\text{Vol}_{L,j} = \frac{E_{L,j,\text{peak}}}{\rho_{E,L}} = \frac{(1 + \alpha_I)^2 V_{\text{out}} I_{L,j} T}{4\alpha_I \rho_{E,L}} \left(1 - \frac{K_{\text{SC}}}{K_{\text{tot}}} \right). \quad (10)$$

Using the base value for volume in (4), we can obtain the normalized inductor volume as

$$\widehat{\text{Vol}}_{L,j} = \frac{\text{Vol}_{L,j}}{\text{Vol}_{\text{base}}} = \frac{(1 + \alpha_I)^2}{4\alpha_I} \cdot \left(1 - \frac{K_{\text{SC}}}{K_{\text{tot}}} \right) \cdot \underbrace{\frac{I_{L,j}}{\hat{I}_{L,j}}}_{\hat{I}_{L,j}} \\ = \frac{(1 + \alpha_I)^2}{4\alpha_I} \left(1 - \frac{K_{\text{SC}}}{K_{\text{tot}}} \right) \hat{I}_{L,j}. \quad (11)$$

2) *Normalized Capacitor Volume $\widehat{\text{Vol}}_{C,k}$* : Define the average-to-peak voltage ripple factor of capacitor k as

$$\alpha_V = \frac{\Delta v_{C,k,\text{ap}}}{V_{C,k}} = \frac{\Delta v_{C,k,\text{pp}}}{2V_{C,k}}, \quad (12)$$

where, as annotated in Fig. 3, $V_{C,k}$ is the average capacitor voltage, and $\Delta v_{C,k,\text{ap}}$ and $\Delta v_{C,k,\text{pp}}$ are the average-to-peak and peak-to-peak capacitor voltage ripples, respectively. According to the uniform-ripple approximation, the voltage ripple factors (α_V) of all capacitors are assumed to be the same.

Illustrated as the shaded area on the capacitor current waveform in Fig. 3, $q_{C,k}$ represents the total charge flowing




Fig. 3: Voltage (top, blue) and current (bottom, red) waveforms of capacitor k (C_k). $V_{C,k}$ is the average voltage across C_k . $\Delta v_{C,k,ap}$ and $\Delta v_{C,k,pp}$ are the average-to-peak and peak-to-peak capacitor voltage ripples. $q_{C,k}$ is the total charge flowing into capacitor k before it is discharged and is illustrated as the shaded area on the capacitor current waveform. If a capacitor is charged multiple times before discharged, all charges delivered into the capacitor should be added up when calculating $q_{C,k}$.

into capacitor k before it is discharged. The peak-to-peak capacitor voltage ripple can be obtained as

$$\Delta v_{C,k,pp} = \frac{q_{C,k}}{C_k}. \quad (13)$$

We can obtain the minimum capacitor value required to meet the chosen voltage ripple requirement (α_V) by substituting (12) into (13), which yields

$$C_k = \frac{q_{C,k}}{2\alpha_V V_{C,k}}. \quad (14)$$

Thus, the peak energy stored in the capacitor is

$$\begin{aligned} E_{C,k,peak} &= \frac{1}{2} C_k (V_{C,k} + \Delta v_{C,k,ap})^2 \\ &= \frac{1}{2} (1 + \alpha_V)^2 C_k V_{C,k}^2. \end{aligned} \quad (15)$$

Substituting (14) into (15) yields the capacitor volume

$$\text{Vol}_{C,k} = \frac{E_{C,k,peak}}{\rho_{E,C}} = \frac{(1 + \alpha_V)^2 V_{C,k} q_{C,k}}{4\alpha_V \rho_{E,C}}, \quad (16)$$

where $\rho_{E,C}$ is the volumetric energy density of capacitors.

Using the base value for volume in (4), we can obtain the normalized capacitor volume as

$$\begin{aligned} \widehat{\text{Vol}}_{C,k} &= \frac{\text{Vol}_{C,k}}{\text{Vol}_{\text{base}}} = \frac{(1 + \alpha_V)^2}{4\alpha_V} \cdot \underbrace{\frac{\rho_{E,L}}{\rho_{E,C}}}_{1/\beta} \cdot \underbrace{\frac{V_{\text{in}}}{V_{\text{out}}}}_{K_{\text{tot}}} \cdot \underbrace{\frac{V_{C,k}}{V_{\text{in}}}}_{\widehat{V}_{C,k}} \cdot \underbrace{\frac{q_{C,k}}{I_{\text{out}} T}}_{\widehat{q}_{C,k}} \\ &= \frac{(1 + \alpha_V)^2}{4\alpha_V \beta} K_{\text{tot}} \widehat{V}_{C,k} \widehat{q}_{C,k}, \end{aligned} \quad (17)$$

where β is the ratio of the energy density of capacitors to that of inductors

$$\beta = \frac{\rho_{E,C}}{\rho_{E,L}}. \quad (18)$$

3) *Normalized Passive Component Volume M_P* : Summing the normalized volumes over all inductors and capacitors by

substituting (11) and (17) into (3) yields

$$\begin{aligned} M_P &= \sum_{j=1}^{N_L} \frac{(1 + \alpha_I)^2}{4\alpha_I} \left(1 - \frac{K_{\text{SC}}}{K_{\text{tot}}} \right) \widehat{I}_{L,j} \\ &\quad + \sum_{k=1}^{N_C} \frac{(1 + \alpha_V)^2}{4\alpha_V \beta} K_{\text{tot}} \widehat{V}_{C,k} \widehat{q}_{C,k}. \end{aligned} \quad (19)$$

Applying Kirchhoff's current law (KCL), we can obtain

$$\sum_{j=1}^{N_L} \widehat{I}_{L,j} = \frac{1}{I_{\text{out}}} \sum_{j=1}^{N_L} I_{L,j} = 1, \quad (20)$$

which can be used to simplify (19) as

$$\begin{aligned} M_P &= \frac{(1 + \alpha_I)^2}{4\alpha_I} \left(1 - \frac{K_{\text{SC}}}{K_{\text{tot}}} \right) \\ &\quad + \frac{(1 + \alpha_V)^2}{4\alpha_V \beta} K_{\text{tot}} \sum_{k=1}^{N_C} \widehat{V}_{C,k} \widehat{q}_{C,k}. \end{aligned} \quad (21)$$

D. Formalized Analysis Procedure

According to (2) and (21), the following topology-dependent characteristic parameters are needed to calculate the normalized metrics M_S and M_P : $\widehat{V}_{\text{ds},i}$, $\widehat{I}_{\text{d(rms)},i}$, $\widehat{V}_{C,k}$, and $\widehat{q}_{C,k}$. To formalize the analytical procedure, we define four topology-dependent characteristic vectors:

- Switch voltage stress vector $\widehat{\mathbf{V}}_{\text{ds}} = (\widehat{V}_{\text{ds},i})_{1 \leq i \leq N_S}$
- Switch current stress vector $\widehat{\mathbf{I}}_{\text{d(rms)}} = (\widehat{I}_{\text{d(rms)},i})_{1 \leq i \leq N_S}$
- Capacitor voltage vector $\widehat{\mathbf{V}}_C = (\widehat{V}_{C,k})_{1 \leq k \leq N_C}$
- Capacitor charge vector $\widehat{\mathbf{q}}_C = (\widehat{q}_{C,k})_{1 \leq k \leq N_C}$

with which we can rearrange (2) and (21) as

$$M_S = K_{\text{tot}} \widehat{\mathbf{V}}_{\text{ds}}^\top \widehat{\mathbf{I}}_{\text{d(rms)}}, \quad (22)$$

and

$$M_P = M_{P,L} + M_{P,C}, \quad (23)$$

where $M_{P,L}$ is the normalized inductor volume

$$M_{P,L} = \frac{(1 + \alpha_I)^2}{4\alpha_I} \left(1 - \frac{K_{\text{SC}}}{K_{\text{tot}}} \right), \quad (24)$$

and $M_{P,C}$ is the normalized capacitor volume

$$M_{P,C} = \frac{(1 + \alpha_V)^2}{4\alpha_V \beta} K_{\text{tot}} \widehat{\mathbf{V}}_C^\top \widehat{\mathbf{q}}_C, \quad (25)$$

in which $\cdot^\top$ denotes the transpose of a vector.

Equations (22) and (23) provide a formalized analytical procedure of M_S and M_P that can be automated. Equations (24) and (25) reveal two properties of $M_{P,L}$ and $M_{P,C}$:

- As the SC stage conversion ratio K_{SC} increases, the normalized inductor volume $M_{P,L}$ decreases and the normalized capacitor volume $M_{P,C}$ increases, which is

TABLE III: Topological comparison of state-of-the-art regulated hybrid SC topologies for 48-V-to-1-V conversion

Year	Topology	SC Stage Conversion Ratio (K_{SC})	Buck Stage Conversion Ratio (K_{buck})	Buck Stage Duty Ratio (D)	Normalized Switch Stress (M_S)	Normalized Passive Component Volume* (M_P)	Complete Soft-Charging
2005	Series-capacitor buck with multi-phase operation [1]	2:1	24:1	0.042	31.6	2.14	Yes
2011	Series-capacitor buck with two-phase operation [2]	4:1	12:1	0.083	18.7	2.10	Yes
2020	Crossed-coupled QSD buck [3]	4:1	12:1	0.083	24.2	2.08	Yes
2020	DIH** [4]	6:1	8:1	0.125	14.7	2.40	Yes, with split-phase control
2021	CaSP [5]	6:1	8:1	0.125	23.5	2.02	Yes
2022	LEGO [†] [6]	6:1	8:1	0.125	17.6	2.41	No
2023	Mini-LEGO [†] [7]						
2023	SDIH** [8]	6:1	8:1	0.125	14.7	2.40	Yes, with split-phase control
2022	MLB [9]	8:1	6:1	0.167	23.7	2.03	Yes
2022	VIB [‡] [10]	8:1	6:1	0.167	14.3	2.07	No
2023	MSC [11]	8:1	6:1	0.167	15.1	1.95	Yes
2022	Dickson ² [12]	9:1	5.33:1	0.188	14.8	1.90	Yes
2023	16-to-1 switching bus converter (SBC) [13]	16:1	3:1	0.333	10.2	1.69	Yes
2023	20-to-1 switching bus converter (SBC) [14]	20:1	2.4:1	0.417	8.99	1.56	Yes

* The normalized passive component volume M_P is calculated under the following conditions: $\alpha_I = 15\%$, $\alpha_V = 5\%$, $\beta = 100$.

** In [4] and [8], all flying capacitor voltage ripples are designed to be the same, which enables simple split-phase control timing. Since the average voltages across different flying capacitors are different, the voltage ripple factors of different flying capacitors in these two works are not uniform. Nevertheless, the normalized passive component volume M_P listed in this table assumes uniform voltage ripple factors for all flying capacitors, which requires more complex split-phase control timing.

[†] Small filter capacitors C_{filter} are not taken into account in the capacitor volume analysis, although they are used in the hardware prototype in [6] and [7] to filter the high-frequency pulsating current from the buck stage. Additionally, the charge sharing loss between the filter capacitors and the flying capacitors is not captured in this analysis.

[‡] In addition to flying capacitors, an intermediate bus capacitor C_{IB} is included in capacitor volume calculation as well. As mentioned in [10], its value is chosen to be $C_{IB} = C_F/2.34$, where C_F is the charge pump capacitance. The normalized voltage stress on C_{IB} is 1/2. The charge sharing loss between the intermediate bus capacitor and the flying capacitors is not captured in this analysis.

intuitive since increasing K_{SC} means shifting more conversion burden from the buck stage to the SC stage.

- Topologies with the same SC stage conversion ratio K_{SC} have the same normalized inductor volume $M_{P,L}$, since the only topology-independent parameter in (24) is K_{SC} , and K_{tot} , α_I , α_V and β are all constants. Therefore, the difference in the normalized passive component volume M_P among different topologies with the same K_{SC} comes from the difference in the normalized capacitor volume $M_{P,C}$.

These two properties will be used in the comparative analysis in Section III-C.

III. COMPARATIVE PERFORMANCE ANALYSIS OF 48-V-TO-1-V REGULATED HYBRID SC TOPOLOGIES

Based on the analytical framework established in Section II, this section performs a comparative analysis of state-of-the-art 48-V-to-1-V hybrid SC topologies to demonstrate the benefits of a larger SC stage conversion ratio.

A. Performance Comparison

Table III summarizes the key characteristics and the two normalized metrics of state-of-the-art regulated hybrid SC topologies for 48-V-to-1-V conversion. To better visualize the influence of the SC stage conversion ratio on the two normalized metrics, Figs. 4 and 5 plot the normalized switch stress M_S and the normalized passive component volume M_P of different topologies versus their SC stage conversion ratio K_{SC} . Solid dots represent topologies with hardware demonstrations in previous literature, while hollow circles represent theoretically-existent topologies that have not been implemented previously. Some extendable topologies are plotted with dashed curves connecting different possible implementations at different SC stage conversion ratios. As shown in Figs. 4 and 5, with a larger SC stage conversion ratio K_{SC} , the buck stage duty ratio D can be extended.

B. Analysis of the Normalized Switch Stress M_S

The series-capacitor-buck (SCB) topology was first proposed in [1] with multi-phase operation and then extended




Fig. 4: Normalized switch stress M_S of state-of-the-art regulated hybrid SC topologies for 48-V-to-1-V conversion. Solid dots represent topologies with hardware demonstrations in previous literature, while hollow circles represent theoretically-existent topologies that have not been implemented previously. A lower normalized switch stress M_S is more desirable.




Fig. 5: Normalized passive component volume M_P of state-of-the-art regulated hybrid SC topologies for 48-V-to-1-V conversion ($\alpha_I = 15\%$, $\alpha_V = 5\%$, $\beta = 100$). Solid dots represent topologies with hardware demonstrations in previous literature, while hollow circles represent theoretically-existent topologies that have not been implemented previously. A smaller normalized passive component volume M_P is more desirable.




Fig. 6: Four-branch series-capacitor-buck (SCB) converter. (a) Schematic drawing. (b) Multi-phase operation. (c) Two-phase operation.

in [2] with two-phase operation. Fig. 6 shows a four-phase SCB converter as an example. In multi-phase operation illustrated in Fig. 6(b), each inductor operates in an individual phase; in two-phase operation illustrated in Fig. 6(c), the inductors are grouped together into two phases with a 180° phase shift. Compared to two-phase operation, multi-phase operation can achieve a smaller net output current ripple through multi-phase interleaving. However, two-phase operation can extend the maximum duty ratio from $\frac{1}{N}$ to $\frac{1}{2}$, where N is the number of branches in a SCB converter. As a result, the upper limit on the number of branches (N_{m-ph} and N_{2-ph}) can be increased:

$$\text{Multi-phase operation: } N_{m-ph} < \sqrt{\frac{V_{in(SCB)}}{V_{out(SCB)}}} \quad (26)$$

$$\text{Two-phase operation: } N_{2-ph} < \frac{V_{in(SCB)}}{2V_{out(SCB)}}, \quad (27)$$

where $V_{in(SCB)}$ and $V_{out(SCB)}$ are the input and output voltages of the SCB converter, respectively. For 48-V-to-1-V conversion ($V_{in(SCB)} = 48$ V and $V_{out(SCB)} = 1.0$ V), the maximum allowable numbers of SCB branches for multi-phase operation and two-phase operation are $N_{m-ph(max)} = 6$ and $N_{2-ph(max)} = 20$, respectively. Since the SC stage conversion ratio K_{SC} of a SCB converter is equal to its number of branches N , the maximum SC stage conversion ratio for multi-phase operation and two-phase operation are $K_{SC,m-ph(max)} = 6$ and $K_{SC,2-ph(max)} = 20$, respectively. As the SC stage conversion ratio K_{SC} increases, the voltage stress on the switches decreases while the current stress on most of the switches increases. Nevertheless, the increase in

switch current stress is not able to offset the voltage stress reduction. Therefore, as shown in Fig. 4, the net result is that the normalized switch stress of a SCB topology decreases as K_{SC} increases. This means that a SCB converter with a larger SC stage conversion ratio has the theoretical potential of achieving higher efficiency. Compared to multi-phase operation, two-phase operation can extend the upper limit on the number of branches and thus better leverage the benefit of a larger SC stage conversion ratio.

The DIH [4] and SDIH [8] topologies can be viewed as the SCB topology in two-phase operation but with the inductors in the same phase connected in parallel and merged into one inductor. Combining multiple small inductors into one large inductor can typically improve the overall performance of magnetic components [21]. However, shorting the switch nodes in the same phase brings about hard-charging of flying capacitors that can only be overcome by split-phase control [22]. The additional secondary phases inserted by the split-phase control reduces the effective duty ratio, leading to slightly higher normalized switch stress compared to a SCB topology in two-phase operation, which is captured in Fig. 4. Given that the timing of split-phase control is sensitive to component sizing, either capacitors with high stability (e.g., Class I multilayer ceramic capacitors [MLCCs]) or active split-phase control [23] must be used to ensure complete soft-charging.

The switching bus converter (SBC) [13], [14] can be viewed as a 2-to-1 SC front-end merged with two SCB modules through two switching buses with redundant switches removed. Each submodule operates in the two-phase fashion and therefore can extend the maximum duty ratio and enable a larger SC stage duty ratio. As can be seen in Fig. 4, the normalized switch stress of the switching bus converter decreases as the SC stage conversion ratio increases, which shows the benefit of a larger SC stage conversion ratio. As discussed in [13], [14], the switching-bus-based architecture ensures complete soft-charging and therefore split-phase control is not needed. Other switching-bus-based topologies include MLB [9], CaSP [5] and Dickson² [12] topologies.

C. Analysis of the Normalized Passive Component Volume M_P

Fig. 5 shows the normalized passive component volume M_P of different topologies versus their SC stage conversion ratio K_{SC} assuming inductor ripple factor $\alpha_I = 15\%$, capacitor voltage ripple factor $\alpha_V = 5\%$, and energy density ratio of capacitors to inductors $\beta = 100$. As can be seen in Fig. 5, in general, the normalized passive component volume M_P of these regulated hybrid SC topologies decreases as their SC stage conversion ratio K_{SC} increases. Recall the first property of the normalized inductor volume $M_{P,L}$ and the normalized capacitor volume $M_{P,C}$ mentioned at the end of Section II-D: with a larger K_{SC} , $M_{P,L}$ decreases and $M_{P,C}$ increases. This is because as K_{SC} increases, more conversion burden is shifted from the buck stage to the SC stage, and therefore the normalized inductor volume decreases and the normalized capacitor volume increases. However, since capacitors have

much higher volumetric energy density than inductors [15], the increase in capacitor volume will not be able to offset the inductor volume reduction. As a result, the total passive component volume goes down when the SC stage conversion ratio increases. This is the reason why increasing the SC stage conversion ratio can help reduce the normalized passive component volume and improve power density.

As shown in Fig. 5, the switching bus converter (SBC) requires a smaller passive component volume compared to series-capacitor buck (SCB), DIH, and SDIH topologies at the same SC stage conversion ratio. Recall the second property of $M_{P,L}$ and $M_{P,C}$: topologies with the same SC stage conversion ratio have the same normalized inductor volume. Therefore, at the same SC stage conversion ratio, the difference in the normalized passive component volume among different topologies comes from the difference in the normalized capacitor volume. In SCB, DIH, and SDIH topologies, the flying capacitor voltages are $\frac{k}{K_{SC}} V_{in}$ ($k = 1, 2, \dots, K_{SC} - 1$), with half of the capacitor voltages above $\frac{1}{2} V_{in}$. In contrast, the flying capacitor voltages in the switching bus converter are $\frac{1}{2} V_{in}$ and $\frac{k}{K_{SC}} V_{in}$ ($k = 1, 2, \dots, K_{SC}/2 - 1$), with all capacitor voltages less than or equal to $\frac{1}{2} V_{in}$. As a result, the switching bus converter requires less capacitive energy storage, smaller normalized capacitor volume, and thus smaller normalized passive component volume.

In summary, this comparative performance analysis reveals that with a larger SC stage conversion ratio, both the normalized switch stress and the normalized passive component volume of a regulated hybrid SC converter can be reduced. This indicates that increasing the SC stage conversion ratio can improve both the efficiency and power density of a regulated hybrid SC converter.

IV. CONCLUSION

In this paper, an analytical framework is established for topological characterization and performance comparison among different regulated hybrid SC topologies for direct 48-V-to-PoL conversion. The proposed framework focuses on two metrics: a) a normalized switch stress as an indicator for efficiency and b) a normalized passive component volume as an indicator for power density. Through a comparative analysis of state-of-the-art 48-V-to-1-V regulated hybrid SC topologies, it is revealed that a larger SC stage conversion ratio can help reduce both metrics, indicating both higher efficiency and higher power density can be achieved by increasing the SC stage conversion ratio.

REFERENCES

- [1] K. Nishijima, K. Harada, T. Nakano, T. Nabeshima, and T. Sato, "Analysis of Double Step-Down Two-Phase Buck Converter for VRM," in *INTELEC 05 - Twenty-Seventh International Telecommunications Conference*, 2005, pp. 497–502.
- [2] K. Matsumoto, K. Nishijima, T. Sato, and T. Nabeshima, "A two-phase high step down coupled-inductor converter for next generation low voltage CPU," in *8th International Conference on Power Electronics - ECCE Asia*, 2011, pp. 2813–2818.

- [3] M. Halamiccek, T. McRae, and A. Prodić, "Cross-Coupled Series-Capacitor Quadruple Step-Down Buck Converter," in *2020 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2020, pp. 1–6.
- [4] G.-S. Seo, R. Das, and H.-P. Le, "Dual Inductor Hybrid Converter for Point-of-Load Voltage Regulator Modules," *IEEE Transactions on Industry Applications*, vol. 56, no. 1, pp. 367–377, 2020.
- [5] Y. Zhu, Z. Ye, T. Ge, R. Abramson, and R. C. N. Pilawa-Podgurski, "A Multi-Phase Cascaded Series-Parallel (CaSP) Hybrid Converter for Direct 48 V to Point-of-Load Applications," in *2021 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2021, pp. 1973–1980.
- [6] J. Baek, Y. Elasser, K. Radhakrishnan, H. Gan, J. P. Douglas, H. K. Krishnamurthy, X. Li, S. Jiang, C. R. Sullivan, and M. Chen, "Vertical Stacked LEGO-PoL CPU Voltage Regulator," *IEEE Transactions on Power Electronics*, vol. 37, no. 6, pp. 6305–6322, 2022.
- [7] Y. Elasser, J. Baek, K. Radhakrishnan, H. Gan, J. Douglas, V. De, S. Jiang, H. K. Krishnamurthy, X. Li, C. R. Sullivan, and M. Chen, "Mini-LEGO: A 1.5-MHz 240-A 48-V-to-1-V CPU VRM with 8.4-mm Height for Vertical Power Delivery," in *2023 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2023, pp. 1959–1966.
- [8] N. M. Ellis, R. A. Abramson, R. Mahony, and R. C. N. Pilawa-Podgurski, "The Symmetric Dual Inductor Hybrid (SDIH) Converter for Direct 48V-to-PoL Conversion," *IEEE Transactions on Power Electronics*, doi: 10.1109/TPEL.2023.3259949.
- [9] Z. Ye, R. A. Abramson, Y. L. Syu, and R. C. N. Pilawa-Podgurski, "MLB-PoL: A High Performance Hybrid Converter for Direct 48 V to Point-of-Load Applications," in *2020 IEEE 21st Workshop on Control and Modeling for Power Electronics (COMPEL)*, 2020, pp. 1–8.
- [10] Y. Chen, P. Wang, H. Cheng, G. Szczeszynski, S. Allen, D. M. Giuliano, and M. Chen, "Virtual Intermediate Bus CPU Voltage Regulator," *IEEE Transactions on Power Electronics*, vol. 37, no. 6, pp. 6883–6898, 2022.
- [11] P. Wang, Y. Chen, G. Szczeszynski, S. Allen, D. M. Giuliano, and M. Chen, "MSC-PoL: Hybrid GaN-Si Multistacked Switched Capacitor 48V PwrSiP VRM for Chiplets," *IEEE Transactions on Power Electronics*, pp. 1–20, 2023.
- [12] Y. Zhu, T. Ge, Z. Ye, and R. C. Pilawa-Podgurski, "A Dickson-Squared Hybrid Switched-Capacitor Converter for Direct 48 V to Point-of-Load Conversion," in *2022 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2022, pp. 1272–1278.
- [13] Y. Zhu, T. Ge, N. M. Ellis, L. Horowitz, and R. C. N. Pilawa-Podgurski, "A 500-A/48-to-1-V Switching Bus Converter: A Hybrid Switched-Capacitor Voltage Regulator with 94.7% Peak Efficiency and 464-W/in³ Power Density," in *2023 IEEE Applied Power Electronics Conference and Exposition (APEC)*, 2023, pp. 1989–1996.
- [14] Y. Zhu, T. Ge, N. M. Ellis, J. Zou, and R. C. N. Pilawa-Podgurski, "A 48-V-to-1-V Switching Bus Converter for Ultra-High-Current Applications," in *2023 IEEE 24th Workshop on Control and Modeling for Power Electronics (COMPEL)*, 2023, pp. 1–8.
- [15] J. Zou, N. C. Brooks, S. Coday, N. M. Ellis, and R. C. Pilawa-Podgurski, "On the Size and Weight of Passive Components: Scaling Trends for High-Density Power Converter Designs," in *2022 IEEE 23rd Workshop on Control and Modeling for Power Electronics (COMPEL)*, 2022, pp. 1–7.
- [16] Z. Ye, S. R. Sanders, and R. C. N. Pilawa-Podgurski, "Modeling and Comparison of Passive Component Volume of Hybrid Resonant Switched-Capacitor Converters," *IEEE Transactions on Power Electronics*, vol. 37, no. 9, pp. 10903–10919, 2022.
- [17] J. Azurza Anderson, G. Zulauf, J. W. Kolar, and G. Deboy, "New Figure-of-Merit Combining Semiconductor and Multi-Level Converter Properties," *IEEE Open Journal of Power Electronics*, vol. 1, pp. 322–338, 2020.
- [18] M. D. Seeman and S. R. Sanders, "Analysis and Optimization of Switched-Capacitor DC-DC Converters," *IEEE Transactions on Power Electronics*, vol. 23, no. 2, pp. 841–851, March 2008.
- [19] R. C. Pilawa-Podgurski, D. M. Giuliano, and D. J. Perreault, "Merged two-stage power converter architecture with softcharging switched-capacitor energy transfer," in *2008 IEEE Power Electronics Specialists Conference*, 2008, pp. 4008–4015.
- [20] R. C. N. Pilawa-Podgurski and D. J. Perreault, "Merged Two-Stage Power Converter With Soft Charging Switched-Capacitor Stage in 180 nm CMOS," *IEEE Journal of Solid-State Circuits*, vol. 47, no. 7, pp. 1557–1567, 2012.
- [21] C. R. Sullivan, B. A. Reese, A. L. F. Stein, and P. A. Kyaw, "On size and magnetics: Why small efficient power inductors are rare," in *2016 International Symposium on 3D Power Electronics Integration and Manufacturing (3D-PEIM)*, 2016, pp. 1–23.
- [22] Y. Lei, R. May, and R. Pilawa-Podgurski, "Split-Phase Control: Achieving Complete Soft-Charging Operation of a Dickson Switched-Capacitor Converter," *IEEE Transactions on Power Electronics*, vol. 31, no. 1, pp. 770–782, 2016.
- [23] N. M. Ellis, H. B. Sambo, and R. C. N. Pilawa-Podgurski, "Closed-Loop Split-Phase Control Applied to the Symmetric Dual Inductor Hybrid (SDIH) Converter," in *2023 IEEE 24th Workshop on Control and Modeling for Power Electronics (COMPEL)*, 2023, pp. 1–8.