# UCLA UCLA Previously Published Works

### Title

Gating a Quantum Dot through the Sequential Removal of Single Electrons from a Nanoscale Floating Gate

**Permalink** https://escholarship.org/uc/item/1pg5m97m

**Journal** PRX Quantum, 4(3)

**ISSN** 2691-3399

### **Authors**

Denisov, Artem O Fuchs, Gordian Oh, Seong W <u>et al.</u>

**Publication Date** 

2023-07-01

## DOI

10.1103/prxquantum.4.030309

### **Copyright Information**

This work is made available under the terms of a Creative Commons Attribution License, available at <a href="https://creativecommons.org/licenses/by/4.0/">https://creativecommons.org/licenses/by/4.0/</a>

Peer reviewed

### Gating a Quantum Dot through the Sequential Removal of Single Electrons from a Nanoscale Floating Gate

Artem O. Denisov,<sup>1,\*</sup> Gordian Fuchs,<sup>1</sup> Seong W. Oh,<sup>1,‡</sup> and Jason R. Petta<sup>1,2,3,†</sup>

<sup>1</sup>Department of Physics, Princeton University, Princeton, New Jersey 08544, USA

<sup>2</sup>Department of Physics and Astronomy, University of California, Los Angeles, California 90095, USA <sup>3</sup>Center for Quantum Science and Engineering, University of California, Los Angeles, California 90095, USA

(Received 28 February 2023; revised 15 May 2023; accepted 14 June 2023; published 21 July 2023)

We use the tip of an atomic force microscope (AFM) to charge floating metallic gates defined on the surface of a Si/SiGe heterostructure. The AFM tip serves as an ideal and movable cryogenic switch, allowing us to bias a floating gate to a specific voltage and then lock the charge on the gate by withdrawing the tip. Biasing with an AFM tip allows us to reduce the size of a quantum dot floating-gate electrode down to approximately 100 nm. Measurements of the conductance through a quantum dot formed beneath the floating gate indicate that its charge changes in discrete steps. From the statistics of the single-electron leakage events, we determine the floating-gate leakage resistance  $R \sim 10^{19}$  Ohm—a value that is immeasurable by conventional means.

DOI: 10.1103/PRXQuantum.4.030309

#### I. INTRODUCTION

Spin qubits in gate-defined quantum dots (QDs) have recently demonstrated two-qubit gates with fidelities exceeding fault-tolerant thresholds [1–3]. Spin qubits have also been integrated with microwave cavities, enabling dispersive spin-state readout, coherent spin-photon coupling, and microwave-mediated spin-spin interactions [4– 8]. Long coherence times [9], compatibility with industrial fabrication techniques [10,11], and the potential for integration with classical silicon electronics [12] make them one of the most promising platforms for quantum computing [13,14].

As quantum processors increase in complexity, many solid-state qubit platforms will soon face the challenge of delivering a growing number of room-temperature control signals to the cryogenic environment of the chip. Since most quantum error-correction protocols require qubits to be arranged in two-dimensional (2D) arrays [15], qubit interconnect crowding is an outstanding issue [16]. For

semiconductor spin qubits, where qubits are only separated by approximately 100 nm, the interconnect challenge is further exacerbated [17,18].

A primary approach that is being pursued to reduce the number of room-temperature control lines is charge locking [19–21]. Charge locking is conceptually related to classical dynamic random-access memory [22]. In the case of gate-defined QDs, the concept is to electrically detach the OD gate electrode from the control line. If the electrical isolation of the gate is high, it will retain its charge for a sufficiently long time, allowing other gates on the device to be manipulated with the same room-temperature control line. In the perfect case, the so-called "sample-andhold" circuit [23], a zero-resistance switch is desired to dynamically charge and lock the floating node, as shown in Fig. 1(a). In practice, it is quite challenging to realize a mechanical switch for mesoscopic devices. To date, only field-effect transistors (FETs), integrated both on chip and off chip, have been used to isolate gates from roomtemperature signals in GaAs [21,24], Si/SiGe [25,26], and CMOS [27,28] QDs.

Interconnect crowding in 2D qubit arrays can be significantly eased by vertically bringing electrical connections out of the device plane. Air bridges [29] and throughsilicon vias with indium bumps have been successfully implemented for superconducting qubits [30,31]. Flip-chip bonding is being pursued for cavity-coupled Si spin qubits [32]. A CMOS-compatible device architecture incorporating nanoscale vias has recently been introduced [33] but its application has so far been limited to small linear arrays of Si/SiGe QDs [34].

<sup>\*</sup>adenisov@princeton.edu

<sup>&</sup>lt;sup>†</sup>petta@physics.ucla.edu

<sup>&</sup>lt;sup>‡</sup>Present address: Department of Electrical and Systems Engineering, University of Pennsylvania, Philadelphia, Pennsylvania 19104, USA

Published by the American Physical Society under the terms of the Creative Commons Attribution 4.0 International license. Further distribution of this work must maintain attribution to the author(s) and the published article's title, journal citation, and DOI.

Inspired by the potential of via-based three-dimensional (3D) integration [33,34], we explore the nanoscale limit of the floating-gate approach by fabricating isolated gates with an approximate diameter of 100 nm. We attempt to realize the ideal sample-and-hold circuit by using the tip of an atomic force microscope (AFM) as a movable voltage node [35,36]. The floating gate can then be electrically charged by contacting it with a voltage-biased AFM tip. Withdrawing the AFM tip locks the charge on the floating gate. We probe the charge retention of the floating gate by measuring the conductance through a QD defined in a Si quantum well beneath the floating gate. The true floating-gate design and its small diameter of approximately 100 nm eliminates problems typical of FET-based charge locking, such as charge leaking through the FET channel due to a finite on-off ratio [27].

We first demonstrate that the AFM tip can be used as a stationary vertical gate while in continuous electrical contact with the metallic floating gate. By sweeping the dc tip voltage,  $V_T$ , we can tune the QD charge occupancy as in a conventional QD device. Then, by withdrawing the biased tip, we show that the electric charge is locked on the floating gate over a time scale set by the leakage resistance R to other gates on the device. We confirm the nondestructive character of the injection and/or locking process by repeating it multiple times on a single gate and obtaining a reproducible charge-sensor response down to individual electrontunneling events. The nanoscale dimensions of our floating gate allow us to explore an intriguing "second quantized" operating regime, since the voltage resolution of the gate is fundamentally limited by the quantization of electric charge [37]. We demonstrate how this fact leads to a biasing imprecision (approximately 1 mV) of the plunger gate of the QD. Due to the subfemtofarad total capacitance  $C_g$  of the gate, only a few hundred electrons have to be removed from the gate to induce a few-electron QD beneath it. In addition, we directly probe the retention time of the charge locked on the floating gate. We utilize the QD induced in the quantum well under the floating gate as a highly sensitive charge sensor [38,39] to extract values of  $C_g$  and R. In devices with a single layer of gates, we show that charge can stay locked for several hours.

#### **II. EXPERIMENTAL SETUP**

Our accumulation-mode device is fabricated on an undoped Si/SiGe heterostructure consisting of a 5-nmthick Si quantum well (QW) that is buried under a 50-nmthick layer of Si<sub>0.7</sub>Ge<sub>0.3</sub> and a 2-nm-thick Si cap. To form a QD in the plane of the QW, we utilize a gate stack consisting of three overlapping layers, as shown in Figs. 1(c) and 1(d). Two Al layers form barrier (B1 and B2) and accumulation (S and D) gates, while the Pd disk on top serves as a floating plunger gate. Pd is used for the final layer, as it enables good electrical contact to the AFM tip [40]. In this work, we focus on a small section of the device, indicated



FIG. 1. (a) Ideal and practical sample-and-hold circuits for locking charge on a QD gate electrode. (b) A low-temperature topographic AFM image of the device, which consists of four identical sections, each containing a floating metallic gate. The dc-biased tip (T) is used to charge a metallic floating gate. (c) A false-color scanning electron microscope image of a section of the device, with Al source-drain (S-D) accumulation gates, Al barrier gates (B1 and B2), and a floating Pd gate (P).  $I_D$  is the current through the charge detector QD formed beneath the P gate. (d) A cross section of the device. The tip is used as a switch (sw) to inject and lock the charge on the floating gate. (e) The equivalent circuit. The colors correspond to the sketch in (d): switch tip, yellow; resistance or gate-oxide layer, gray; barrier gates, blue; P floating gate, green; and QD induced in the Si quantum well, black. (f) The *RC* discharge curve in the quantum limit allows the independent extraction of the capacitance *C* and resistance *R* by utilizing the quantization of electric charge. *R* is related to the average waiting time  $\langle \tau \rangle$  between two uncorrelated tunneling events as  $I = e/\langle \tau \rangle = V/R$ , while *C* is determined from the size of the discrete voltage steps e/C.

by the white dashed line in Fig. 1(b), while other sections of the device show similar behavior.

During charge injection [Fig. 1(d)], the tip stays in contact with the floating gate and  $V_T = V_P$ . Charge locking takes place when the biased tip is lifted away from the device (approximately 200 nm above the gate). After the AFM tip is withdrawn, the charge trapped on the floating gate can leak to the Si/SiGe substrate or the Al barrier gates (B1 and B2). We measure the current  $I_D$  through the QD induced beneath the P gate to sense the real-time dynamics of the locked charge. The equivalent circuit is shown in Fig. 1(e), where the switch denotes the tip, while the tunnel junction (TJ) between the floating gate and barriers is depicted as an *RC* circuit capacitively coupled to the Si/SiGe QD.

In a classical discharging circuit, the RC time constant can be extracted from the exponential decay of

voltage V across the capacitor as shown in the left panel of Fig. 1(f). However, the individual values of R and C remain unknown. Nevertheless, R and C can be extracted independently if the electrometer is sensitive and fast enough to resolve single-electron tunneling events, as sketched in Fig. 1(f) [41]. The capacitance is directly related to the size of the discrete voltage steps e/C. At the same time, the resistance can be extracted from the electric current  $I = e/\langle \tau \rangle = V/R$ , where  $\langle \tau \rangle$  is the average waiting time before the next tunneling event. Note that in this model,  $\langle \tau \rangle$  increases linearly as V decreases.

#### **III. AFM-BASED CHARGE-LOCKING**

We begin by measuring Coulomb peaks with the tip in contact with the floating gate, such that  $V_T = V_P$ . Figure 2(a) shows  $I_D$  through the QD induced in the QW as a



FIG. 2. (a) Continuous injection. Coulomb blockade peaks (CBPs) are measured as a function of the differential voltage  $V = V_T - V_B$  while the AFM tip continuously touches the floating gate. The three traces are taken at different barrier voltages ( $V_B = 365$ , 409, and 440 mV) to cover a wider range of differential voltage. For each curve, the series of visible Coulomb blockade peaks (CBPs) is marked as  $\phi_i$ ,  $\beta_i$ , and  $\gamma_i$ . (b) Charge locking. The current measured as a function of time after the biased tip is moved away from the floating gate. Each step corresponds to a single electron tunneling from a barrier gate to the floating gate. The curves are color matched to corresponding current traces from (a) and vertically offset by 1 nA for clarity. (c) The reproducibility of the discrete current steps around Coulomb peak  $\phi_1$  over six repetitive injection cycles. The count of electrons tunneled after injection is indicated for each cycle by numbers from 0 to 8. In the second and fourth cycles, the first step is missing because the waiting time between injection and the first tunneling event is shorter than the integration time.

function of the voltage difference between the floating gate and barrier gates,  $V = V_T - V_B$ . For these experiments, the barrier gates are kept at the same potential  $V_B = V_{B1} = V_{B2}$ . Three traces are acquired with different  $V_B$  to cover a broader range of V and  $\langle \tau \rangle$ . We mark each visible Coulomb peak:  $\phi_i$ ,  $\beta_i$ , and  $\gamma_i$  for the red, blue, and green curves, respectively.

By suddenly lifting the tip from the floating gate and monitoring  $I_D$ , we study the retention of the locked charge for three values of  $V_B$  as shown in Fig. 2(b). These data sets are color matched to a corresponding curve in Fig. 2(a). Just before the tip is lifted around t = 0 s (injection), V for each curve is slightly exceeding the last prominent CBP in Fig. 2(a) ( $\phi_4$ ,  $\beta_4$ , and  $\gamma_{10}$ ). As time passes, the floating gate discharges and  $I_D$  retraces the series of Coulomb peaks shown in Fig. 2(a). In contrast to continuous injection, where the AFM tip is in contact with the floating gate, discharge occurs in discrete steps. In Fig. 2(c), we show that single-electron tunneling is the dominant process here and that the jumps are solely related to the electrostatic environment around the QD and are not just random measurement artifacts due to 1/f noise. Here, we sequentially repeat injection and locking of charge around the CBP  $\phi_1$ , as highlighted by the dashed square in Fig. 2(b). After each injection, the current  $I_D$  evolves through the same sequence of discrete steps marked from 0 to 8, the number of additional electrons that have tunneled to the floating gate. The reproducibility of the plateaus in  $I_D$  implies that the rates of all higher-order tunneling processes are much slower. Note that we work at differential voltages that are much larger than the superconducting gap  $\Delta \approx 200 \ \mu eV$  of Al. However, very rarely [e.g., for 2 out of 50 events in Fig. 2(c)], the waiting time between two tunneling events appears to be shorter than the integration time (approximately 10 ms), making these events indistinguishable from two-electron tunneling. As a result, the measured total capacitance  $C_{g}$  of the floating gate, which can be extracted directly from the time traces [42] as described below, acquires imprecision due to these counting errors.

#### IV. CAPACITANCE MEASUREMENT BY COUNTING ELECTRONS

In Fig. 3(a), we plot side by side the pair of CBPs  $\beta_3$  and  $\beta_4$  as a function of  $V = V_T - V_B$  (top axis) and time (bottom axis). The amplitude of the Coulomb oscillations during the continuous tip-voltage sweep (solid line) is reduced compared to the case of free discharge (dashed line and dots). We attribute this difference to the increased electron temperature caused by the tip being in contact with the floating gate. The voltage difference between the peaks  $\Delta V$  can be covered by N electrons tunneling to the floating gate such that  $N - 1 < \Delta V C_g / e < N$ . By definition, the total capacitance can be measured through single-electron counting. We repeat the injection-locking



FIG. 3. (a) The current  $I_D$  between the  $\beta_3$  and  $\beta_4$  CBPs, plotted as a function of the differential voltage (solid, top axis) and the time after injection (dashed, bottom axis). The number of tunneling events starting from the local current maximum is numbered by *n*. The total number of electrons to cover the voltage difference  $\Delta V$  between two CBPs is denoted as *N*. The inset shows an enlargement of the data in the dip between the Coulomb peaks. (b) The histogram shows the distribution of the floating-gate capacitance  $C_g$  due to random errors over all collected data sets. (c) The averaged  $C_g$  as a function of the differential voltage.

cycle multiple times for three different differential voltages between  $\phi_1$  and  $\phi_2$ ,  $\gamma_6$  and  $\gamma_7$ , and  $\beta_3$  and  $\beta_4$  from Figs. 2(a) and 2(b) and plot the histogram of measured  $C_g$  values in Fig. 3(b). The narrow distribution implies that tunneling of single electrons is the dominant process and is slightly widened toward lower capacitance by twoelectron processes and toward higher capacitance by large 1/f charge-noise events that are interpreted as electrontunneling events. A recent study links 1/f noise to the amount of doping disorder in a Si/SiGe heterostructure [43].

The extracted  $C_g = 113 \pm 4$  aF is plotted as a function of the differential voltage in Fig. 3(c). As expected,  $C_g$ shows almost no dependence on V, since the capacitance is primarily set by the size of the floating gate. The minor decrease of  $C_g$  at the largest V may be due to the lower barrier voltage leading to a smaller dot and therefore a lower  $C_g$ . The error in  $C_g$  originates from both the confidence interval of the mean value in Fig. 3(b) and from the systematic one-electron uncertainty between N - 1 and N. It should be noted that the measured value is the total capacitance of the floating gate, which can be further broken into the sum of the TJ and floating-gate-to-QD capacitances:  $C_g = C_{\text{TJ}} + C_{\text{QD}}$ . The latter can be estimated simply as  $C_{\text{OD}} = e/\Delta V \approx 10 \text{ aF}$ .

AFM-based charge locking allows us to reduce the footprint and stray capacitance  $C_g = 113$  aF of the floating node by a factor of 700–7000 times compared to previous FET-based experiments [26,27]. From a metrological perspective, our approach allows a direct measurement of the subfemtofarad total capacitance of an isolated object by counting electrons using a QD charge sensor. In previous work [42], the capacitance standard based on counting electrons has been 16000 times larger.

#### V. TUNNELING STATISTICS AND RESISTANCE

From time traces similar to the one shown in Fig. 3(a), we can directly extract the statistical properties of sequential electron transport to the floating gate [39] and confirm its uncorrelated nature. In Figs. 4(a)-4(c), we plot probability density functions (PDFs) of the waiting-time distribution between adjacent tunneling events at various differential voltages. As expected for the uncorrelated transport of particles through the highly nontransparent TJ [44], the waiting times are distributed exponentially [45],  $P(\tau) = \langle \tau \rangle^{-1} e^{-\tau/\langle \tau \rangle}$ , where  $\langle \tau \rangle$  is the mean time interval between tunneling events. Additionally, we can extract the time-correlation transport properties as shown in Figs. 4(e)-4(g). Here, we plot the distribution of the number n of events during a given time window  $t_0$ , which is chosen to fit roughly the same average number of events,  $\langle n \rangle \approx 3$ . We check that this choice does not affect the results. The theoretical Poisson distributions (solid lines),  $P(n) = \lambda^n e^{-\lambda}/n!$ , where the occurrence rate  $\lambda = t_0/\langle \tau \rangle$  is determined experimentally by the mean time, match the experimental data very well, given that no fitting parameters are used. The second central moment (shot noise) of the distribution,  $F = \langle (n - \langle n \rangle)^2 \rangle / \langle n \rangle$ , known as the Fano factor [45], closely fits the TJ limit of F = 1 [44,46], as shown in Fig. 4(h).

The extracted mean time interval  $\langle \tau \rangle$  between tunneling events can be converted [47] to the average electrical current  $I = e/\langle \tau \rangle$ , plotted in Fig. 4(d) as a function of the differential voltage. The resulting I-V curve originates at the origin, confirming the statement that the charge leaks solely through the barrier gates. From the linear fit, we can extract the resistance of the TJ:  $R = 6.8 \times 10^{18} \Omega$ . Such a high value is immeasurable by conventional means and the FET-based charge-locking technique. The latter is because even a lower estimate of the typical FET stray capacitance of  $C_{\text{stray}} \sim 100$  fF [26,28] (i) results in an almost infinite time constant  $RC_{\text{stray}} \approx 700\,000 \text{ s} \approx 8$  days (acquiring the data for Fig. 4(d) would take months) and (ii) the QD sensor must be highly sensitive to catch the voltage jumps of  $e/C_{\text{stray}} \approx 1.5 \,\mu\text{V}$ . We address this limitation by dramatically reducing the stray capacitance of the floating gate (by 1000 times) to achieve a feasible time constant of approximately 700 s.

To cross check our findings about the origin of the charge leakage in multilayer devices, we fabricate a singlelayer device. Here, seven floating gates sit strictly on the Si/SiGe substrate, which is now the only path for charge to



FIG. 4. (a)–(c) The PDF of the waiting-time distribution measured between consecutive tunneling events for various differential voltages. The solid lines correspond to exponential distribution fits with a mean value of  $\langle \tau \rangle$ . (d) The junction resistance can be extracted from a plot of the current  $I = e/\langle \tau \rangle$  as a function of the differential voltage. The dashed curve corresponds to  $R = 6.8 \times 10^{18} \Omega$ . (e)–(g) The statistical distribution of the number n = 3 of electrons tunneling to the floating gate during a given time  $t_0$ . Three panels and their colors correspond to three differential voltages. The time  $t_0$  is chosen to have the same mean number of events  $\langle n \rangle \approx 3$ . The solid lines show Poissonian fits with an expected occurrence rate of  $\lambda = t_0/\langle \tau \rangle$ . (h) The Fano factor plotted as a function of the differential voltage. The dashed line corresponds to the expected value F = 1 for an uncorrelated Poisson process.



FIG. 5. (a) The single-layer device. The current through the device  $I_D$  measured as a function of the tip voltage  $V_T$  with the tip continuously touching the floating gate. The inset shows a cross section of the device. (b)  $I_D$  measured as a function of the time after the tip is withdrawn. The inset shows an SEM image of the device.

leak. Since all floating gates behave similarly, we present charge-retention data from one of them, as shown in the inset of Fig. 5(b).

We start in the continuous-injection mode sketched in Fig. 5(a), when the tip constantly touches the floating gate. As before, we measure the current  $I_D$  between the two ohmic contacts under the wide accumulation gates while applying a positive voltage  $V_T$  to the floating gate. The transistorlike turn-on curve shown in Fig. 5(a) lacks Coulomb oscillations due to the limited control of the confinement potential in single-layer devices. Figure 5(b) shows the current measured as a function of time after the charge is locked with  $V_T = 700$  mV. In contrast to the multilayer-device data presented above, we do not observe any substantial charge leakage (tens of electrons) over several hours. As expected, the tunneling rate to the Si substrate is orders of magnitudes slower than the tunneling rate between overlapping gate layers.

#### VI. CONCLUSIONS AND OUTLOOK

In conclusion, we realize the ideal sample-and-hold circuit with a floating metallic gate fabricated on the surface of a Si/SiGe heterostucture. Utilizing the AFM tip as a switch allows us to reduce the plunger-gate footprint down to approximately 100 nm. The resulting stray capacitance of the floating gate is 2–3 orders of magnitude lower than in previous FET-based charge-locking studies. The reduction of the stray capacitance allows us to probe much higher junction resistances through single-electron counting than in previous studies. We find the average gate discharge tunneling rate to be of the order of one electron every few seconds in the overlapping gate architecture and multiple hours for single-layer devices. Thickening the Al oxide layer between the gates using atomic layer deposition could potentially improve the charge-retention time for overlapping devices. State-of-the-art high speed AFM scanners, however, can move laterally at only approximately 10 kHz and this value is limited by the resonant frequency of the cantilever [48]. This is too slow for coherent manipulation or readout of a spin qubit. Nevertheless, parts of the array that do not require fast pulsing, such as charge sensors, could be biased using the AFM-assisted sample-and-hold approach. Looking forward, the AFM charging approach demonstrated here could be combined with tip-based dispersive readout [49], enabling us to *in situ* tune and drag tip-induced QDs across the chip [50].

#### ACKNOWLEDGMENTS

This work was supported by the Army Research Office Grant No. W911NF-15-1-0149 and the Gordon and Betty Moore Foundation Emergent Phenomena in Quantum Systems (EPiQS) Initiative through Grant No. GBMF4535. We thank V. Khrapai, M. F. Gonzalez-Zalba, and A. Sachrajda for useful discussions. We thank F. Borjans and A. Mills for technical contributions to device fabrication and HRL Laboratories for providing the Si/SiGe heterostructures.

- A. R. Mills, C. R. Guinn, M. J. Gullans, A. J. Sigillito, M. M. Feldman, E. Nielsen, and J. R. Petta, Two-qubit silicon quantum processor with operation fidelity exceeding 99%, Sci. Adv. 8, eabn5130 (2022).
- [2] X. Xue, M. Russ, N. Samkharadze, B. Undseth, A. Sammak, G. Scappucci, and L. M. K. Vandersypen, Quantum logic with spin qubits crossing the surface code threshold, Nature 601, 343 (2022).
- [3] A. Noiri, K. Takeda, T. Nakajima, T. Kobayashi, A. Sammak, G. Scappucci, and S. Tarucha, Fast universal quantum gate above the fault-tolerance threshold in silicon, Nature 601, 338 (2022).
- [4] X. Mi, M. Benito, S. Putz, D. M. Zajac, J. M. Taylor, G. Burkard, and J. R. Petta, A coherent spin-photon interface in silicon, Nature 555, 599 (2018).
- [5] A. J. Landig, J. V. Koski, P. Scarlino, U. C. Mendes, A. Blais, C. Reichl, W. Wegscheider, A. Wallraff, K. Ensslin, and T. Ihn, Coherent spin-photon coupling using a resonant exchange qubit, Nature 560, 179 (2018).
- [6] N. Samkharadze, G. Zheng, N. Kalhor, D. Brousse, A. Sammak, U. C. Mendes, A. Blais, G. Scappucci, and L. M. K. Vandersypen, Strong spin-photon coupling in silicon, Science 359, 1123 (2018).
- [7] F. Borjans, X. G. Croot, X. Mi, M. J. Gullans, and J. R. Petta, Resonant microwave-mediated interactions between distant electron spins, Nature 577, 195 (2020).
- [8] P. Harvey-Collard, J. Dijkema, G. Zheng, A. Sammak, G. Scappucci, and L. M. K. Vandersypen, Coherent Spin-Spin Coupling Mediated by Virtual Microwave Photons, Phys. Rev. X 12, 021026 (2022).

- [9] J. Yoneda, K. Takeda, T. Otsuka, T. Nakajima, M. R. Delbecq, G. Allison, T. Honda, T. Kodera, S. Oda, Y. Hoshi, N. Usami, K. M. Itoh, and S. Tarucha, A quantum-dot spin qubit with coherence limited by charge noise and fidelity higher than 99.9%, Nat. Nanotechnol. 13, 102 (2018).
- [10] R. Maurand, X. Jehl, D. Kotekar-Patil, A. Corna, H. Bohuslavskyi, R. Laviéville, L. Hutin, S. Barraud, M. Vinet, M. Sanquer, and S. De Franceschi, A CMOS silicon spin qubit, Nat. Commun. 7, 13575 (2016).
- [11] A. M. J. Zwerver, et al., Qubits made by advanced semiconductor manufacturing, Nat. Electron. 5, 184 (2022).
- [12] X. Xue, *et al.*, CMOS-based cryogenic control of silicon quantum circuits, Nature **593**, 205 (2021).
- [13] D. Loss and D. P. DiVincenzo, Quantum computation with quantum dots, Phys. Rev. A 57, 120 (1998).
- [14] G. Burkard, T. D. Ladd, J. M. Nichol, A. Pan, and J. R. Petta, Semiconductor spin qubits, Rev. Mod. Phys. 95, 025003 (2023).
- [15] A. G. Fowler, M. Mariantoni, J. M. Martinis, and A. N. Cleland, Surface codes: Towards practical large-scale quantum computation, Phys. Rev. A 86, 032324 (2012).
- [16] F. Borsoi, N. W. Hendrickx, V. John, S. Motz, F. van Riggelen, A. Sammak, S. L. de Snoo, G. Scappucci, and M. Veldhorst, Shared control of a 16 semiconductor quantum dot crossbar array (2022), ArXiv:2209.06609.
- [17] D. M. Zajac, T. M. Hazard, X. Mi, K. Wang, and J. R. Petta, A reconfigurable gate architecture for Si/SiGe quantum dots, Appl. Phys. Lett. **106**, 223507 (2015).
- [18] D. M. Zajac, T. M. Hazard, X. Mi, E. Nielsen, and J. R. Petta, Scalable Gate Architecture for a One-Dimensional Array of Semiconductor Spin Qubits, Phys. Rev. Appl. 6, 054013 (2016).
- [19] L. M. K. Vandersypen, H. Bluhm, J. S. Clarke, A. S. Dzurak, R. Ishihara, A. Morello, D. J. Reilly, L. R. Schreiber, and M. Veldhorst, Interfacing spin qubits in quantum dots and donors—hot, dense, and coherent, npj Quantum Inf. 3, 34 (2017).
- [20] M. Veldhorst, H. G. J. Eenink, C. H. Yang, and A. S. Dzurak, Silicon CMOS architecture for a spin-based quantum computer, Nat. Commun. 8, 1766 (2017).
- [21] S. J. Pauka, K. Das, R. Kalra, A. Moini, Y. Yang, M. Trainer, A. Bousquet, C. Cantaloube, N. Dick, G. C. Gardner, M. J. Manfra, and D. J. Reilly, A cryogenic interface for controlling many qubits (2019), ArXiv:1912.01299.
- [22] B. Keeth, R. J. Baker, B. Johnson, and F. Lin, DRAM circuit design: Fundamental and high-speed topics (2007).
- [23] P. Horowitz and W. Hill, *The Art of Electronics* (Cambridge University Press, Cambridge, United Kingdom, 2015), 3rd ed..
- [24] R. K. Puddy, L. W. Smith, H. Al-Taie, C. H. Chong, I. Farrer, J. P. Griffiths, D. A. Ritchie, M. J. Kelly, M. Pepper, and C. G. Smith, Multiplexed charge-locking device for large arrays of quantum devices, Appl. Phys. Lett. 107, 143501 (2015).
- [25] D. R. Ward, D. E. Savage, M. G. Lagally, S. N. Coppersmith, and M. A. Eriksson, Integration of on-chip fieldeffect transistor switches with dopantless Si/SiGe quantum dots for high-throughput testing, Appl. Phys. Lett. 102, 213107 (2013).
- [26] Y. Xu, F. K. Unseld, A. Corna, A. M. J. Zwerver, A. Sammak, D. Brousse, N. Samkharadze, S. V. Amitonov, M.

Veldhorst, G. Scappucci, R. Ishihara, and L. M. K. Vandersypen, On-chip integration of Si/SiGe-based quantum dots and switched-capacitor circuits, Appl. Phys. Lett. **117**, 144002 (2020).

- [27] S. Schaal, S. Barraud, J. J. L. Morton, and M. F. Gonzalez-Zalba, Conditional Dispersive Readout of a CMOS Single-Electron Memory Cell, Phys. Rev. Appl. 9, 054016 (2018).
- [28] S. Schaal, A. Rossi, V. N. Ciriano-Tejel, T.-Y. Yang, S. Barraud, J. J. L. Morton, and M. F. Gonzalez-Zalba, A CMOS dynamic random access architecture for radio-frequency readout of quantum devices, Nat. Electron. 2, 236 (2019).
- [29] Z. Chen, A. Megrant, J. Kelly, R. Barends, J. Bochmann, Y. Chen, B. Chiaro, A. Dunsworth, E. Jeffrey, J. Y. Mutus, P. J. J. O'Malley, C. Neill, P. Roushan, D. Sank, A. Vainsencher, J. Wenner, T. C. White, A. N. Cleland, and J. M. Martinis, Fabrication and characterization of aluminum airbridges for superconducting microwave circuits, Appl. Phys. Lett. 104, 052602 (2014).
- [30] D. Rosenberg, D. Kim, R. Das, D. Yost, S. Gustavsson, D. Hover, P. Krantz, A. Melville, L. Racz, G. O. Samach, S. J. Weber, F. Yan, J. L. Yoder, A. J. Kerman, and W. D. Oliver, 3D integrated superconducting qubits, npj Quantum Inf. 3, 42 (2017).
- [31] J. L. Mallek, D.-R. W. Yost, D. Rosenberg, J. L. Yoder, G. Calusine, M. Cook, R. Das, A. Day, E. Golden, D. K. Kim, J. Knecht, B. M. Niedzielski, M. Schwartz, A. Sevi, C. Stull, W. Woods, A. J. Kerman, and W. D. Oliver, Fabrication of superconducting through-silicon vias (2021), ArXiv:2103.08536.
- [32] N. Holman, D. Rosenberg, D. Yost, J. L. Yoder, R. Das, W. D. Oliver, R. McDermott, and M. A. Eriksson, 3D integration and measurement of a semiconductor double quantum dot with a high-impedance TiN resonator, npj Quantum Inf. 7, 137 (2021).
- [33] W. Ha, S. D. Ha, M. D. Choi, Y. Tang, A. E. Schmitz, M. P. Levendorf, K. Lee, J. M. Chappell, T. S. Adams, D. R. Hulbert, E. Acuna, R. S. Noah, J. W. Matten, M. P. Jura, J. A. Wright, M. T. Rakher, and M. G. Borselli, A flexible design platform for Si/SiGe exchange-only qubits with low disorder, Nano Lett. 22, 1443 (2022).
- [34] A. J. Weinstein, *et al.*, Universal logic with encoded spin qubits in silicon, Nature **615**, 817 (2023).
- [35] S. W. Oh, A. O. Denisov, P. Chen, and J. R. Petta, Cryogenfree scanning gate microscope for the characterization of Si/Si<sub>0.7</sub>Ge<sub>0.3</sub> quantum devices at milli-Kelvin temperatures, AIP Adv. 11, 125122 (2021).
- [36] A. O. Denisov, S. W. Oh, G. Fuchs, A. R. Mills, P. Chen, C. R. Anderson, M. F. Gyure, A. W. Barnard, and J. R. Petta, Microwave-frequency scanning gate microscopy of a Si/SiGe double quantum dot, Nano Lett. 22, 4807 (2022).
- [37] L. Guo, E. Leobandung, and S. Y. Chou, A silicon singleelectron transistor memory operating at room temperature, Science 275, 649 (1997).
- [38] W. Lu, Z. Ji, L. Pfeiffer, K. W. West, and A. J. Rimberg, Real-time detection of electron tunnelling in a quantum dot, Nature 423, 422 (2003).
- [39] S. Gustavsson, R. Leturcq, B. Simovič, R. Schleser, T. Ihn, P. Studerus, K. Ensslin, D. C. Driscoll, and A. C. Gossard, Counting Statistics of Single Electron Transport in a Quantum Dot, Phys. Rev. Lett. 96, 076605 (2006).

- [41] S. Gustavsson, R. Leturcq, M. Studer, I. Shorubalko, T. Ihn, K. Ensslin, D. Driscoll, and A. Gossard, Electron counting in quantum dots, Surf. Sci. Rep. 64, 191 (2009).
- [42] M. W. Keller, A. L. Eichenberger, J. M. Martinis, and N. M. Zimmerman, A capacitance standard based on counting electrons, Science 285, 1706 (1999).
- [43] B. Paquelet Wuetz, D. Degli Esposti, A.-M. J. Zwerver, S. V. Amitonov, M. Botifoll, J. Arbiol, A. Sammak, L. M. K. Vandersypen, M. Russ, and G. Scappucci, Reducing charge noise in quantum dots by using thin silicon quantum wells, Nat. Commun. 14, 1385 (2023).
- [44] H. Birk, M. J. M. de Jong, and C. Schönenberger, Shot-Noise Suppression in the Single-Electron Tunneling Regime, Phys. Rev. Lett. 75, 1610 (1995).

- [45] Y. Blanter and M. Büttiker, Shot noise in mesoscopic conductors, Phys. Rep. 336, 1 (2000).
- [46] L. Spietz, K. W. Lehnert, I. Siddiqi, and R. J. Schoelkopf, Primary electronic thermometry using the shot noise of a tunnel junction, Science 300, 1929 (2003).
- [47] M. Pioro-Ladrière, J. H. Davies, A. R. Long, A. S. Sachrajda, L. Gaudreau, P. Zawadzki, J. Lapointe, J. Gupta, Z. Wasilewski, and S. Studenikin, Origin of switching noise in GaAs/Al<sub>x</sub>Ga<sub>1-x</sub>As lateral gated devices, Phys. Rev. B 72, 115331 (2005).
- [48] T. Ando, in *Encyclopedia of Biophysics*, edited by G. C. K. Roberts (Springer-Verlag, Berlin, 2013), p. 984.
- [49] F. Vigneau, F. Fedele, A. Chatterjee, D. Reilly, F. Kuemmeth, F. Gonzalez-Zalba, E. Laird, and N. Ares, Probing quantum devices with radio-frequency reflectometry, Appl. Phys. Rev. 10, 021305 (2023).
- [50] Y.-P. Shim, R. Ruskov, H. M. Hurst, and C. Tahan, Induced quantum dot probe for material characterization, Appl. Phys. Lett. 114, 152105 (2019).