# Lawrence Berkeley National Laboratory 

 Recent WorkTitle
QUAD DELAY GATE GENERATOR (LBL \#21X6691 P-2).
Permalink
https://escholarship.org/uc/item/2f11r98r

## Author

McDonald, R.J.
Publication Date
1986-08-01

## (B) Lawrence Berkeley Laboratory UNIVERSITY OF CALIFORNIA

QUAD DELAY GATE GENERATOR (LBL \#21X6691 P-2)
R.J. McDonald, M.R. Maier, D.A. Landis, and G.J. Wozniak

August 1986


Prepared for the U.S. Department of Energy under Contract DE-AC03-76SF00098

## DISCLAIMER

This document was prepared as an account of work sponsored by the United States Government. While this document is believed to contain correct information, neither the United States Government nor any agency thereof, nor the Regents of the University of California, nor any of their employees, makes any warranty, express or implied, or assumes any legal responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by its trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof, or the Regents of the University of California. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof or the Regents of the University of California.

# Quad Delay Gate Generator (LBL \#21X6691 P-2)* 

R.J. McDonald, M. R. Maiera), D.A. Landis, and G.J. Wozniak<br>Accelerator and Fusion Research, Engineering, and Nuclear Science Divisions<br>Lawrence Berkeley Laboratory<br>University of California<br>Berkeley, CA. 94720


#### Abstract

A quad delay gate generator has been designed and packaged in a single-width NIM module. Both delay times and gate widths may be set continuously from 25 ns to 120 $\mu \mathrm{sec}$. In normal operation, the gate follows the delay time unless a "stop" pulse cuts it short. Alternatively, the module may be operated in a bipolar mode, where the delay time is set by the input "start" pulse and reset by the input "stop" pulse. Modes and coarse time ranges are set via an octal DIP switch on the front panel. Fine adjustments of the delay and gate width are made via two twenty-turn potentiometers. Stability over a several day period was measured at $\sim 250 \mathrm{ps}$ on the 120 ns full scale range. LEDs gives a visual indication of both the input rate and the dead time.


[^0]
## 1.) Introduction:

Experiments in nuclear and atomic physics now require increasing numbers of detectors and channels of electronics, often on the order of tens to a hundred. In addition, set-ups are constantly changing; so flexible, rugged, modular components are essential. Typically, the number of detectors is large enough that the packing density is important, but not critical. Although many modules for these applications now exist in octal ( 8 channel ) configurations, the front panel "real estate" becomes too crowded for the convenient use of controls and connectors. Thus, in our specifications for new modules, we have settled on quad ( 4 channel) configurations as being the best compromise between packing density and convenience.

Among the most common needs for nuclear and atomic physics experiments is the "delay gate" function, that is, the ability to delay a logic signal for some period of time and then regenerate a logic signal of preset width to be used in other parts of the logic circuitry. Since detectors have different response times, from fractions of nanoseconds to several microseconds, and because one typically wants to require a coincidence between different detectors, each channel of electronics will require a delay gate generator to adjust the relative timing between detectors. Even for the cases where all the detectors are fast, i.e. $\sim 1$ ns , different transit times from the experimental area to the counting area can cause these signals to differ in time by tens of nanoseconds. In order to align these signals for fast coincidences, not only must the delay gate generator have a range on the order of tens of nanoseconds, but it must be stable at the level of a fraction of a nanosecond for periods of several days. Furthermore, ADC and TDC strobes and computer interrupt signals often require delays 1000 times as long. The quad delay gate generator (QDGG) described herein spans these ranges and fulfils these needs.

## 2. Operation:

The general theory of operation of a delay gate generator is as follows: The input pulse generates a delay pulse X whose width is continually adjustable over a time range D . In this module, the delay may be adjusted over a range of $\sim 20 \mathrm{~ns}$ to $\sim 120 \mu \mathrm{sec}$ via coarse adjust switches and a fine adjust potentiometer. A $Y$ (gate) pulse of width $W$ is generated on the trailing edge of the $\mathbf{X}$ (delay) signal. The width is similarly adjustable over the $\sim 20 \mathrm{~ns}$ to $\sim 120 \mu \mathrm{sec}$ range. This module has an additional mode of operation in which the length of the $\mathbf{X}$ (delay) signal is determined by the time difference between the ST (start) and the SP (stop) pulse. In this mode, the time difference may exceed the normal maximum delay range of $120 \mu \mathrm{sec}$.

The two modes of operation of this QDGG are selected by the switch "D" of the octal DIP switch on the front panel: In mode 1, the module operates as a normal delay and gate in which an output pulse of width W is generated at a delay time D after an input ST (start) signal. Switch "D" must be in the "out" (fully left)
position. In mode 2, the unit operates as a bi-stable device where the $\mathbf{X}$ (delay) signal is reset only by an additional SP (stop) signal. Switch "D" must be in the "in" (fully right) position. Table 1 lists the modes of operation and the switch settings to activate these modes.

Several possibilities exist for each mode and they will be discussed below: The user should become familiar with these modes by repeating the examples shown in figures 3-6.

Mode 1a: The module is most frequently used in this mode. In its simplest configuration, all of the switches are in the "out" (fully leff) position. Following an input ST pulse, the module will generate an output $Y$ (gate) pulse of width $W$ following a delay of time $D$ where both $W$ and $D$ are within the range of $\sim 20-120 \mathrm{~ns}$ as adjusted via the twenty-turn potentiometers on the front panel. Figure 3a shows such a case with $\mathrm{D}=80 \mathrm{~ns}$ and $\mathrm{W}=40 \mathrm{~ns}$. The $\mathbf{X}$ (delay) outputs ( 2 NIM and 1 TTL ) give the delay time D and the Y (gate) outputs ( 2 NIM and 1 TTL ) give the gate time W. Figure 3 b shows these signals with minimum delay and gate widths. Times longer than $\sim 120 \mathrm{~ns}$ for both D and W may be selected by changing the ranges via switches on the front panel. Switches $\mathrm{A}, \mathrm{B}$, and C extend the ranges of the delay time and switches $\mathrm{E}, \mathrm{F}$, and $G$ extend the ranges of the gate time respectively by factors of 10,100 , and 1000. Table 2 lists the range for each switch. If more than one delay or gate range switch is in the, "in" (fully right) position, the range is the sum of the ranges selected. Note that there is an inherent delay of $\sim 10 \mathrm{~ns}$ from the leading edge of an input ST or SP signal until an $\mathbf{X}$ or $\mathbf{Y}$ signal is generated. The $\mathbf{Y}$ signal is generated on the trailing edge of the $\mathbf{X}$ signal.

Mode 1b: This mode operates exactly the same as mode 1a except that an SP (stop) signal may interrupt the delay time and prevent the output gate signal from occurring. This is best seen by demonstration. In figure 4a, the SP signal occurs after the delay time D plus the gate time W and has NO effect on the $X$ or $Y$ signals. In figure $4 b$, the SP signal occurs before the end of the delay time $D$ and both cuts short the delay period and eliminates the output pulse. Neither the coarse nor fine range adjusts have been changed between these two figures. Thus, the SP signal may be used as a "clear" or "veto" of the output. Caution: If the SP signal occurs after the delay time $D$ but before the end of the gate time $W$; W will be terminated early by the SP signal. This is shown occurring in figure 4 c . Note the 10 ns latency.

Mode 1c: This mode operates the same as mode 1 b except that switch " H " is in the "in" position and thus causes a output $\mathbf{Y}$ (gate) pulse to be generated when the delay is terminated by the SP signal. Figures 5 a and 5 b show this difference. Again, neither D nor W have been changed from the previous examples. In figure 5a, the SP signal occurs after the delay time D plus the gate time W and again has NO effect on the $\mathbf{X}$ and $\mathbf{Y}$ signals. In figure 5 b, the $\mathbf{S P}$ signal causes the delay time $D$ to be terminated early, and since the H switch is "in", an output of width $W$ is generated, where $W$ is set by the coarse switches $E$, $F$, or $G$ and the twenty-turn fine-adjust potentiometer on W.

Mode 2a: When switch $D$ is in the "in" position, there must be an SP signal to terminate the delay time. The delay time $D$ is governed solely by the difference in time between the ST and the SP signal as shown in figure 6a. The $\mathbf{X}$ (delay) signal thus operates in a bipolar mode in which it is "set" by the ST pulse
and "reset" by the SP pulse. This mode is useful for generating a "veto" signal of varying width ( $\mathbf{X}$ ) where the width is determined by the time difference between the SP and ST signals. In mode 2a, the switch "H" is in the "out" position so that no output $\mathbf{Y}$ (gate) signals are generated.

Mode 2b: This mode operates the same as mode 2a except that switch $H$ is in the "in" position and this causes a output $\mathbf{Y}$ (gate) pulse to be generated when the delay signal is "reset" by the SP signal as shown in figure 6 b . The width of the output Y (gate) pulse is determined by the W coarse and fine range settings.

Note that in mode 2, the $\mathbf{X}$ (delay) is determined solely by the time difference between the ST and SP input signals and may exceed the normal maximum delay range of $120 \mu \mathrm{sec}$. This may be useful in generating "busy" signals, as when a computer is busy processing events.

## 3. Summary:

One of the most important functions in nuclear instrumentation electronics is the "delay-gate" function where a logic pulse of set width is generated after some preset delay time. These delays may be used to align signals in time. Stability is of critical importance particularly if one wants to use this electronic delay instead of a cable delay for signals input to a time to amplitude converter (TAC). This QDGG has a range short enough ( $\sim 20-120 \mathrm{~ns}$ ) to be useful for aligning detector signals from fast detectors as well as a full-scale range long enough ( $\sim 120 \mu \mathrm{sec}$ ) to generate strobes for read-out electronics. Additionally, this module has a bi-stable mode, in which the delay is governed by the time difference between two input signals and that time difference may exceed the normal maximum delay range of $120 \mu \mathrm{sec}$. This is useful in providing "busy" signals.

## 4. Footnotes:

a) Permanent address: $\quad$| National Superconducting Cyclotron Laboratory |
| :--- |
| Michigan State University |
|  |
|  |
| East Lansing, MI. 48824 |

## 5. Specifications:

Inputs: $\quad$ ST (start) and SP (stop) : Fast negative NIM logic.

Outputs: $\quad X$ (delay) : Two NIM, one TTL. The $\mathbf{X}$ output pulses are generated $\sim 10 \mathrm{~ns}$ after the leading edge of the input ST signal.
$\mathbf{Y}$ (gate): Two NIM, one TTL. The Y output pulses are generated on the trailing edge of the $\mathbf{X}$ pulse and are delayed a minimum of $\sim 25 \mathrm{~ns}$ from the leading edge of the ST pulse.

Latency: $\quad$ There is $\sim 10 \mathrm{~ns}$ of latency between the leading edge of an input ST or SP pulse and its effect on the $\mathbf{X}$ (delay) or $\mathbf{Y}$ (gate) signals.

Operating Modes: 1a: Delay gate generator. The W (gate) signal is generated at the end of the delay time $D$.
1b: An SP signal occurs before the end of the delay time $D$. This terminates the $\mathbf{X}$ (delay ) signal and NO $Y$ signal is generated. See Caution in the text.
1c: An SP signal occurs before the end of the delay time $D$. This terminates the $X$ (delay) signal and a Y signal of width W is generated.
2a: X is bi-stable. It is set by the ST signal and reset by the SP signal. No Y output is generated.
2 b : $\mathbf{X}$ is bi-stable. It is set by the $\mathbf{S T}$ signal and reset by the $\mathbf{S P}$ signal. An output signal $\mathbf{Y}$ of width W is generated on the trailing edge of the X signal when X is reset.

Ranges: $\quad$ Mode 1: Ranges of $\sim 20-120 \mathrm{~ns}, 0-1.2 \mu \mathrm{sec}, 0-12 \mu \mathrm{sec}$, and $0-120 \mu \mathrm{sec}$ on both $D$ and $W$.
Mode 2: D is determined by the time difference between the ST and SP signals and W has the same adjustable ranges as in mode 1.

Indicator lights: A LED on the input indicates the rate. A bi-colored LED glows red or green depending on whether the delay D or the gate W is the major source of dead time.

Power: $\quad+6 \mathrm{~V}(300 \mathrm{~mA}),-6 \mathrm{~V}(1000 \mathrm{~mA})$

Table 1
MODES OF OPERATION

| MODE | INPUTS | SWITCH "D" | SWITCH "H" |
| :---: | :--- | :---: | :---: |
|  |  |  |  |
| 1a | ST only | out | out |
| 1b | ST and SP | out | out |
| 1c | ST and SP | out | in |
|  |  |  |  |
| 2a | ST and SP | in | out |
| 2b | ST and SP | in | in |

Table 2
TIME RANGES

## SWITCH

A (delay)
$B$ (delay)
C (delay)
$E$ (gate)
F (gate)
G (gate)

IN
$100 \mathrm{~ns}-1.2 \mu \mathrm{sec}$
$1 \mu \mathrm{sec}-12 \mu \mathrm{sec}$
$10 \mu \mathrm{sec}-120 \mu \mathrm{sec}$
$100 \mathrm{~ns}-1.2 \mu \mathrm{sec}$
$1 \mu \mathrm{sec}-12 \mu \mathrm{sec}$
$10 \mu \mathrm{sec}-120 \mu \mathrm{sec}$

## OUT

$10 \mathrm{~ns}-120 \mathrm{~ns}$
$10 \mathrm{~ns}-120 \mathrm{~ns}$
10 ns - 120 ns
$10 \mathrm{~ns}-120 \mathrm{~ns}$
$10 \mathrm{~ns}-120 \mathrm{~ns}$
$10 \mathrm{~ns}-120 \mathrm{~ns}$

## Figure Captions

Figure 1. Picture of the quad delay gate generator (QDGG) module from the front (left picture) and from the back and side (right picture). One cover is removed to show the details of construction.

Figure 2. Illustration of the front panel and description of the controls and connectors. The eight DIP switches labelled A-H select the delay and gate coarse time ranges (see insert).

Figure 3. a) Picture of the input $\mathrm{ST}(\mathrm{Ch} 1), \mathbf{X}(\mathrm{Ch} 2)$ and $\mathbf{Y}(\mathrm{Ch} 3)$ signals for the operation of mode 1a with $D=80 \mathrm{~ns}$ and $\mathrm{W}=40 \mathrm{~ns}$.
b) The same with both D and W set at their minimum values. The horizontal scale is $20 \mathrm{~ns} /$ div.

Figure 4. a) Picture of the ST (Ch 1), SP (Ch 2), $\mathbf{X}(\mathrm{Ch} 3)$, and $\mathbf{Y}$ (Ch 4) signals for operation in mode 1b, where the SP pulse occurs after the delay time $D$ plus the gate time $W$. The $\mathbf{S P}$ signal has NO effect since it occurs after the time $\mathrm{D}+\mathrm{W}$.
b) The same as part a) except that the SP pulse occurs before the end of the delay time $D$. The $\mathbf{X}$ (delay) signal is terminated early and NO $\mathbf{Y}$ (gate) signal is generated.
c) The same except the SP pulse occurs after the delay time D but before the end of the gate time W causing W to be cut short. See caution in the text, and note the $\sim 10$ ns latency between the leading edge of the SP pulse and its effect on the W pulse.

Figure 5. a) Picture of the input $\mathbf{S T}$ (Ch 1), SP (Ch 2), $\mathbf{X}$ (Ch 3), and $\mathbf{Y}$ (Ch 4) signals for operation in mode 1c, where the SP pulse occurs after the delay time D plus the gate time W. The SP signal has NO effect since it occurs after the time D+W.
b) The same as part a) except that the SP pulse occurs before the end of the delay time D. In mode 1 c , the switch H is "in" so a Y (gate) signal of width W is generated off the trailing edge of the $\mathbf{X}$ (delay) signal.

Figure 6 a) Picture of the input $\mathbf{S T}$ (Ch 1), SP (Ch 2), $\mathbf{X}$ (Ch 3), and $\mathbf{Y}$ (Ch 4) signals for operation in mode $2 a$, where the delay time $D$ is determined by the time difference between the SP and ST signals. NO $Y$ signal is generated.
b) The same as part a) except that this figure depicts mode 2 b where the switch H is "in" so a Y signal of width W is generated.


CBB 864-3033

Figure 1


Figure 2


Figure 3


Figure 4


Figure 5
a)


Figure 6

3
$\downarrow$

This report was done with support from the Department of Energy. Any conclusions or opinions expressed in this report represent solely those of the author(s) and not necessarily those of The Regents of the University of California, the Lawrence Berkeley Laboratory or the Department of Energy.

Reference to a company or product name does not imply approval or recommendation of the product by the University of California or the U.S. Department of Energy to the exclusion of others that may be suitable.

LAWRENCE BERKELEY LABORATORY
TECHNICAL INFORMATION DEPARTMENT
UNIVERSITY OF CALIFORNIA
BERKELEY, CALIFORNIA 94720


[^0]:    *This work was supported by the Director, Office of Energy Research, Office of High Energy and Nuclear Physics, Nuclear Science Division, U.S. Department of Energy under contract \# DE-ACO3-76SF00098

