

# UC Berkeley

## UC Berkeley Previously Published Works

### Title

InAs FinFETs Performance Enhancement by Superacid Surface Treatment

### Permalink

<https://escholarship.org/uc/item/2n36b29q>

### Journal

IEEE Transactions on Electron Devices, 66(4)

### ISSN

0018-9383

### Authors

Zeng, Yuping  
Khandelwal, Sourabh  
Shariar, Kazy F  
[et al.](#)

### Publication Date

2019-04-01

### DOI

10.1109/ted.2019.2901281

Peer reviewed

# InAs FinFETs Performance Enhancement by Superacid Surface Treatment

Yuping Zeng<sup>\*□</sup>, Sourabh Khandelwal<sup>□</sup>, Kazy F Shariar<sup>□</sup>, Zijian Wang<sup>□</sup>, Guangyang Lin, Qi Cheng, Peng Cui, Robert Opila, Ganesh Balakrishnan, Sadhvikas Addamane, Peyman Taheri, Daisuke Kiriya, Mark Hettick, Ali Javey

□

**Abstract**—In this paper, post superacid (SA) treatment was for the first time proposed to enhance the performance of InAs FinFETs on SiO<sub>2</sub>/Si substrate. Typically, the subthreshold swing (SS) has reduced from 217 mV/dec to 170 mV/dec and transconductance ( $g_m$ ) has increased from 6.44  $\mu\text{S}/\mu\text{m}$  to 26.5  $\mu\text{S}/\mu\text{m}$  after SA treatment, respectively. It was found that the interfacial In<sub>2</sub>O<sub>3</sub> at the InAs/ZrO<sub>2</sub> interface was effectively reduced after SA treatment due to strong protonating nature of SA solution. As a result, the interface trap density was reduced leading to a pronounced reduction of sheet resistance after SA treatment. The modeling of transfer characteristics indicates the carrier mobility is enhanced by 5.8~7.1 folds after SA treatment due to interfacial traps reduction. The results suggest that SA treatment can be potentially extended to other III-V MOSFETs to enhance the device performances.

**Index Terms**— FinFETs, Surface Treatment, Superacid

## I. INTRODUCTION

Silicon based transistors have been the work-horse of the semiconductor industry for several decades, enabling ever-increasing performance, density, and functionality. However, at the nanoscale, for technology nodes 7 nm and beyond, traditional scaling of silicon transistors

<sup>□</sup>Manuscript received June 18, 2018.

Yuping Zeng<sup>\*</sup>, Kazy F Shariar, Zijian Wang, Guangyang Lin, Qi Cheng, Peng Cui, Robert Opila are with the University of Delaware, Newark, DE-19716 (\*Corresponding Author Phone Number: 302-831-3847, Email: yzeng@udel.edu)

Sourabh Khandelwal is with the Macquarie University Sydney, NSW 2109, Australia (Email: sourabh.khandelwal@mq.edu.au)

Ganesh Balakrishnan, Sadhvikas Addamane are with the University of New Mexico, Albuquerque NM 87106 (Email: gunny@unm.edu)

Peyman Taheri, Daisuke Kiriya, Mark Hettick, Ali Javey are with the University of California at Berkeley, Berkeley, CA, USA (ajavey@eecs.berkeley.edu)

<sup>□</sup>Authors have contributed equally to this manuscript.

has become increasingly difficult and does not give any performance improvement. In recent years, much attention has been paid to III-V n-MOSFET, such as InP [1], In<sub>x</sub>Ga<sub>1-x</sub>As [2] and InAs [3] materials, due to their superior electron mobility and potential to enhance device performances. With In content enrichment, the injection velocity of In<sub>x</sub>Ga<sub>1-x</sub>As increases continuously rendering an attractive InAs channel material for n-MOSFET with an injection velocity of  $\sim 4 \times 10^7$  cm/s. Simultaneously, integration of III-V devices on a silicon substrate is in great need due to tremendous infrastructure available for silicon processing. Indeed, heterogeneous integration of these materials on Si substrates is being vigorously explored [4-6]. Such technology offers a desirable combination of high channel mobility and the well-established, low-cost processing of Si technology. One of such techniques is the epitaxial transfer of InAs layers with nanometer scale thicknesses onto Si/SiO<sub>2</sub> substrates demonstrated for use as high-performance nano-scale transistors [7].

By employing the transferred InAs nanoribbons from this platform, InAs FinFETs can be made. Realizing feature sizes at sub-20 nm is one of the key steps to make these FinFETs. The dry etching process is the conventional tool to create such fine features due to its anisotropic etching property. Chlorine-based dry etching is often used to etch III-V materials. However, most of the chlorine-containing gases contain carbon and often problems are encountered with the deposition of polymer films during etching, resulting in a poor material surface quality, and therefore degraded device performances. Various surface treatment methods to improve the surface quality have been investigated, such as oxygen plasma treatment [8] and surface passivation techniques, etc. However, these methods seem to be complex, costly and time consuming.

In this paper, we propose a simple and low-cost approach to improve the performance of InAs FinFETs fabricated by a dry-etching process with

post surface treatment by superacid (SA). The low field-effect mobility was observed to increase by 5.8~7.1 folds reaching 671~1378  $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ . To the best of authors' knowledge, this is the first demonstration of InAs FinFET mobility improvement by SA treatment. The detailed mechanisms are investigated and discussed.

## II. EXPERIMENTAL DETAILS

The InAs FinFETs were fabricated from InAs ribbons on  $\text{SiO}_2/\text{Si}$  substrate, which were obtained by transfer method [7]. Epitaxially grown InAs films on AlGaSb/GaSb substrate were used as InAs donor during the transfer process. Through standard lithography and wet etching, InAs ribbon arrays were firstly fabricated on AlGaSb/GaSb substrate. After subsequent selective wet etch of the underlying AlGaSb layer, InAs ribbon arrays were then transferred on  $\text{SiO}_2/\text{Si}$  substrate using an elastomeric PDMS slab, as shown in Fig. 1(a).




Fig. 1. Fabrication process flow of InAs FinFETs: (a) transfer of InAs ribbons on  $\text{SiO}_2/\text{Si}$  substrate; (b) fin formation on InAs ribbons; (c) metallization of S/D; (d) deposition of gate oxide and gate metal.

Figures 1(b)-1(c) further exhibit the schematic diagram of fabrication process for InAs FinFETs. By e-beam lithography (EBL) and inductively coupled plasma (ICP) dry etching methods, fins with widths of 20 and 25 nm were formed along the InAs ribbons (Fig. 1(b)). During this step, hydrogen silsesquioxane (HSQ) was used as EBL resist and subsequent dry etching mask. The ICP process was carried out at the ambient of  $\text{CH}_4/\text{H}_2/\text{Cl}_2/\text{Ar}$  with a ratio of 8/5.5/5/15 for 25 s. The substrate holder was maintained at room temperature with ICP and RF power of 590 and 70 W, respectively. After dry etching, samples were dipped in diluted HF (HF: $\text{H}_2\text{O}$ =2:98) for 120 s to remove HSQ mask. Next, contact windows were opened at the ends of fins by EBL to form source/drain (S/D) metal contacts (Fig. 1(c)). After remove of native oxide by diluted HF (HF:DI=1:99), Ni/Au (40 nm/15 nm) metal was evaporated and lifted off. After that 8-nm  $\text{ZrO}_2$  was deposited as gate oxide by atomic layer deposition (ALD) at 130°C with Tetrakis(ethylmethylamino) zirconium (IV)

(TEMAZ) as Zr source and  $\text{H}_2\text{O}$  as oxygen source. Ultimately, 50-nm Ni was selectively evaporated as gate metal forming the final device with channel length of 1  $\mu\text{m}$  as shown in Fig. 1(d).

An organic superacid (SA), bis(trifluoromethane) sulfonamide (TFSI), which is a strong protonating agent and have a Hammett acidity function that is lower than pure sulfuric acid ( $\text{H}_2\text{SO}_4$ ) [9], was prepared in glove box for surface treatment on the completed InAs FinFETs. To prepare the TFSI solution, 24 mg TFSI powder was firstly dissolved in 12 ml 1, 2-Dichloroethene (DCE) to form TFSI solution with solute concentration of 2 mg/ml; then 0.5 ml of the 2 mg/ml TFSI solution was diluted with 4.5 -ml 1, 2-Dichlorobenzene (DCB) forming a 0.2 -mg/ml TFSI solution. The InAs FinFETs were immersed in the 0.2 -mg/ml solution for 20 s at air ambient, then blow-dried with  $\text{N}_2$ .

The electrical performance of the InAs FinFETs before and after SA treatment were characterized by HP4156B semiconductor parameter analyzer. To facilitate analysis of chemical components at gate oxide/channel interface before and after SA treatment, X-ray photoelectron spectroscopy (XPS) were taken by PHI model 5600 with AlK $\alpha$  dual sources ( $h\nu=1486.6$  eV) under a base pressure of  $4 \times 10^{-9}$  Torr [10, 11].

## III. RESULTS AND DISCUSSIONS

### A. $I \sim V$ Measurement

Figure 2 shows typical transfer characteristics ( $I_{ds} \sim V_{gs}$ ) of the FinFET with fin width of 25 nm before and after SA treatment at  $V_{ds}=0.05$  V (Fig. 2(a)) and  $V_{ds}=0.5$  V (Fig. 2(b)), respectively. Before SA treatment, a hysteresis of  $I \sim V$  curves is observed when sweeping  $V_{gs}$  backward and forward due to existence of abundant traps at channel/gate oxide interface. With SA treatment, at  $V_{ds}=0.05$  V, the on/off ratio increased from  $2.35 \times 10^3$  to  $8.18 \times 10^3$  (~3.5x) with on-current from 0.20 to 1.56  $\mu\text{A}/\mu\text{m}$  (~7.8x). Similarly, at  $V_{ds}=0.5$  V, the on/off ratio increased from  $1.51 \times 10^3$  to  $12.1 \times 10^3$  (~8x) with on-current from 1.30  $\mu\text{A}/\mu\text{m}$  to 13.15  $\mu\text{A}/\mu\text{m}$  (~10x). It should also be noted that, after SA treatment, the hysteresis phenomenon is not as pronounced. The extracted subthreshold swing (SS) is reduced from 217 mV/dec to 170 mV/dec. The reduction of SS suggests that the density of interfacial traps ( $D_{it}$ ) was effectively reduced after the SA treatment. From the extracted SS,  $D_{it}$  can be quantitatively calculated based on the following equation [12]:

$$\frac{2.3kT}{q} \left[ 1 + \frac{C_{it}}{C_{ZrO_2}} + \frac{C_{body}}{C_{SiO_2}} - \frac{C_{body}^2}{C_{ZrO_2} + C_{SiO_2}} \right] = SS, \quad (1)$$

where  $k$ ,  $T$ , and  $q$  is Boltzmann constant, sample temperature and elementary charge, respectively;  $C_{ZrO_2}$ ,  $C_{SiO_2}$  and  $C_{body}$  represents the capacitance of  $ZrO_2$ ,  $SiO_2$  and the substrate per unit area, respectively;  $C_{it}$  is the capacitance caused by interface traps per unit area and is given by  $C_{it}=qD_{it}$ . For the presented device,  $D_{it}$  has reduced from  $1.21 \times 10^{13} \text{ cm}^{-2}$  before SA treatment to  $7.91 \times 10^{12} \text{ cm}^{-2}$  after SA treatment. The calculated  $D_{it}$  along with  $SS$  before and after SA treatment for several different devices were summarized in Table I. For all devices, both of  $SS$  and  $D_{it}$  values reduce distinctly after SA treatment indicating the passivation effect of SA on interfacial traps.




Fig. 2. Typical transfer characteristics of the InAs FinFETs with fin width of 25 nm before (black curve) and after SA (red curve) treatment under (a)  $V_{ds}=0.05$  and (b)  $V_{ds}=0.5$  V. A significant current increase and steeper  $SS$  after SA treatment can be observed.

Table I. Summary of  $SS$  and  $D_{it}$  for different devices before and after SA treatment.

Device ( $L_g=1 \mu\text{m}$ )		$SS$ (mV/dec)	$D_{it}$ ( $\text{cm}^{-2}$ )
$W_{fin}=25$ nm	Before SA	156	$6.74 \times 10^{12}$
	After SA	130	$4.69 \times 10^{12}$
$W_{fin}=25$ nm (presented)	Before SA	217	$1.21 \times 10^{13}$
	After SA	170	$7.91 \times 10^{12}$
$W_{fin}=20$ nm	Before SA	98	$2.40 \times 10^{12}$
	After SA	70	$6.20 \times 10^{11}$
$W_{fin}=20$ nm	Before SA	530	$4.43 \times 10^{13}$

nm	After SA	170	$8.76 \times 10^{12}$
----	----------	-----	-----------------------

To verify the effectiveness of the proposed method, another batch of devices ( $W_{fin}$ : 20 nm,  $L_g$ : 500 nm) were fabricated and the improvement of the device performance was reproduced in a second lab (Previously done in UC Berkeley and now reproduced in University of Delaware). Figure 3 displays the time-dependent study of  $I_{ds}$  for the reproduced device under  $V_{gs}$  of 0.9 V and  $V_{ds}$  of 1 V after SA treatment. The enhanced ratio of  $I_{ds}$  decreases gradually from 6.54 to 3.68 after  $\sim 80$  hours. However, as time further elapses, the enhanced ratio becomes almost constant within the studied period indicating stable enhancement of the device performance after SA treatment.




Fig. 3. Time-dependent study of  $I_{ds}$  enhancement ratio for the reproduced device ( $W_{fin}$ : 20 nm,  $L_g$ : 500 nm) after SA treatment under  $V_{gs}$  of 0.9 V and  $V_{ds}$  of 1 V.

### B. TLM Measurement

A linear transmission line model (TLM) was used to subsequently investigate the effect of SA treatment on the sheet resistance ( $R_s$ ) and contact resistance ( $R_c$ ) between InAs and Ni/Au. Electrodes with different gap spacing ( $l_d$ ) were fabricated along the InAs ribbons on  $SiO_2/Si$  substrate, as shown in the inset of Fig.4. The width of the ribbon was  $4 \mu\text{m}$  ( $W$ ) with contact areas of  $4 \times 4 \mu\text{m}^2$ , while  $l_d$  varied from 2 to 12  $\mu\text{m}$ . Through measuring the resistance ( $R$ ) between adjacent pads,  $R_s$  and  $R_c$  can be extracted from linear fitting of the  $R \sim l_d$  curve by equation (2) [13]:

$$R(l_d) = R_s \frac{l_d}{W} + 2R_c. \quad (2)$$

Figure 4 shows the measured values of  $R$  under different  $l_d$  along with corresponding fitting results before and after SA treatment. External resistance had been eliminated by using Kelvin probes. The measured results reveal that  $R_s$  had reduced from 652.1 to 501.5  $\Omega/\square$ , while  $R_c$

remained almost same at  $30.5 \Omega$  after SA treatment suggesting enhancement of the InAs mobility due to reduction of  $D_{it}$ . Consequently, the improvement of on-current of InAs FinFETs after SA treatment can be ascribed to reduction of  $R_s$ .

It should be noted that the TLM measurements were carried out on InAs ribbons rather than on Fin structures. For InAs ribbons, the sidewalls were formed by wet etching instead of ICP dry etching. Therefore, the interface trap density at these sidewalls is expected to be less than that formed by dry etching. The reduction of sheet resistance was mainly due to passivation of interfacial states on top surface. While for Fin structures, the passivation effect on the two side walls should also be considered since the channel of FinFETs was controlled on both top surface and side walls. Thus, actual reduction of sheet resistance for FinFETs may be much more pronounced leading to a significant enhancement of carrier mobility.




Fig. 4. Resistance ( $R$ ) between adjacent pads as a function of gap spacing ( $l_d$ ) from transmission line measurement under different conditions before (red) and after (black) SA treatment.

### C. XPS measurement

To shed light on passivation mechanisms of the interfacial traps after SA treatment, high-resolution XPS measurements were carried out. Figures 5(a) and 5(b) displays the measured spectrum of O 1s for InAs before and after SA treatment, respectively. The peak positions have been calibrated by C 1s peak (284.8 eV) and the background intensity has been subtracted. From peak fitting results by PHI Matlab code, two sub-peaks from native oxide are observed in O 1s spectrum before SA treatment. The peak at 529.7 eV corresponds to  $\text{In}_2\text{O}_3$  while the peak at 531.5 eV corresponds to  $\text{AsO}_x$  (mix of  $\text{As}_2\text{O}_3$  and  $\text{As}_2\text{O}_5$ ) [14-16]. After SA treatment, the intensity of  $\text{AsO}_x$

remains almost constant, while the intensity of  $\text{In}_2\text{O}_3$  reduces greatly. The integral intensity ratio between  $\text{AsO}_x$  and  $\text{In}_2\text{O}_3$  has increased from 1.34 before SA treatment to 3.13 after SA treatment. The result manifests that the native oxide of InAs, especially  $\text{In}_2\text{O}_3$ , can be effectively reduced after SA treatment due to strong protonating nature of SA solution.




Fig. 5. Measured XPS spectra of O 1s and related fitting results for InAs (a) before and (c) after SA treatment, respectively. The native oxide of InAs, especially  $\text{In}_2\text{O}_3$ , was effectively reduced after SA treatment.

Figures 6(a), 6(b) and 6(c) displays the XPS spectrum of O 1s, As 3d, and In 3d 5/2 and related fitting results for the InAs electronic device encapsulated with  $\text{ZrO}_2$  [15-17] before SA treatment, respectively. The corresponding results after SA treatment is shown in Figs. 6(a'), 6(b') and 6(c'), respectively.

From Figs. 6(a) and 6(a'), an additional peak of  $\text{ZrO}_2$  located at 532.5 eV is observed. The intensity of  $\text{AsO}_x$  remains almost constant after SA treatment, while the intensity of  $\text{In}_2\text{O}_3$  and  $\text{ZrO}_2$  reduces evidently. The integral intensity ratio between  $\text{AsO}_x$  and  $\text{In}_2\text{O}_3$  has increased from 0.98 before SA treatment to 1.38 after SA treatment. In Figs. 6(b) and 6(b'), the fitting peaks at 40.4 and 43.9 eV corresponds to  $\text{AsO}_x$  and InAs, respectively. The intensity of  $\text{AsO}_x$  and InAs peaks remain almost constant after SA treatment, agreeing well with the result from O 1s spectra. As for In 3d 5/2 spectra, the fitting peaks at 444.3 and 443.4 eV corresponds to  $\text{In}_2\text{O}_3$  and InAs, respectively. After SA treatment, the intensity of InAs remains almost constant, while the integral intensity ratio between  $\text{In}_2\text{O}_3$  and InAs decreases from 1.14 to 0.90 after SA treatment. Aforementioned results demonstrate that the interfacial oxide at the InAs/ $\text{ZrO}_2$  interface, especially  $\text{In}_2\text{O}_3$ , is effectively reduced after SA treatment.




Fig. 6. XPS spectra of (a) O 1s, (b) As 3d and (c) In 3d 5/2 and related fitting results for InAs electronic device encapsulated with ZrO<sub>2</sub> before SA treatment; XPS spectra of (a') O 1s, (b') As 3d and (c') In 3d 5/2 and related fitting results for InAs electronic device encapsulated with ZrO<sub>2</sub> after SA treatment.

As reported, oxides are notorious for fast diffusion of hydrogen [18]. Although metal gate was deposited on ZrO<sub>2</sub> above the channel, hydrogen ions (H<sup>+</sup>) can first diffuse vertically in the ZrO<sub>2</sub> layer in the gap between gate and source (drain), which was not covered by Ni, then diffuse laterally under the Au/Ni gate through ZrO<sub>2</sub> rendering reactivation of H<sup>+</sup> with In<sub>2</sub>O<sub>3</sub> at the ZrO<sub>2</sub>/InAs interface. The interfacial trap density is thus effectively reduced, leading to a significant mobility enhancement.

#### D. BSIM model

To further investigate the effect of SA treatment on the carrier mobility of InAs FinFETs, we have modeled  $I$ - $V$  characteristics before and after SA treatment based on industry standard compact model BSIM-CMG [19]. The BSIM-CMG model has considered the quantum-mechanical effects for charge calculations, which is of great significance for III-V materials. Before modeling the  $I$ - $V$  curves, the parasitic series resistance between source and drain ( $R_{ds}$ ) and the channel resistance ( $R_{channel}$ ) should be given. However, the accurate extraction of  $R_{ds}$  suffers from uncertainties due to limitations of the extraction methods which include data scalability and accuracy. Herein, we take a pragmatic approach to estimate the carrier mobility for our devices.




Fig. 7. The total series resistance ( $R_{total}$ ) of InAs FinFET calculated by  $R_{total}=V_{ds}/I_{ds}$  from experimental data (a) before and (b) after SA treatment.




Fig. 8. Modeled  $I_{ds}$ - $V_{gs}$  characteristics of InAs FinFETs (a) before and (b) after SA treatment at  $V_{ds}$  of 0.05 V based on BSIM-CMG model. The modeling was performed taking  $R_{ds}$  10-95% of  $R_{total}$ .

From linear  $I_{ds}$ - $V_{ds}$  characteristics, the total resistance ( $R_{total}$ ) between source and drain, which consists of  $R_{ds}$  and  $R_{channel}$ , can be calculated by  $R_{total}=V_{ds}/I_{ds}$ . For the reported device shown in Fig. 2, the dependence of  $R_{total}$  on  $V_{gs}$  before and after SA treatment has been summarized in Figs. 7(a) and 7(b), respectively. Since  $R_{channel}$  is inversely proportional to  $(V_{gs}-V_{th})$ , where  $V_{th}$  is threshold voltage,  $R_{total}$  becomes smaller at higher value of  $V_{gs}$ . For our goal of finding an estimated improvement of carrier mobility after SA treatment, we consider that  $R_{ds}$  falls in the range of 10% to 95% of  $R_{total}$  at the highest  $V_{gs}$  ( $V_{gs}=0.5$  V). The consideration follows from a practical reasoning that a value of  $R_{ds}$  larger than 95% of  $R_{total}$  would require nonphysical channel mobility to explain experimental drain current. For instance, if one attributes all  $R_{total}$  to  $R_{ds}$  (i.e.  $R_{ds}$  is 100% of  $R_{total}$ ) at highest  $V_{gs}$ , it would require infinite channel mobility to match the measured drain current.

The lower limitation of  $R_{ds}$  is summarized from typical values of actual devices [20]. With this range of  $R_{ds}$ , we have modeled the  $I_{ds}$ - $V_{gs}$  characteristics of the InAs FinFETs before and after SA treatment taking  $R_{ds}$  10-95% of  $R_{total}$ , as shown in Figs. 8(a) and 8(b), respectively. As can be seen, the modeled curves agree very well with the experimental data for the considered  $R_{ds}$  values. The extracted effective carrier mobility as a function of  $V_{gs}$  before and after SA treatment is exhibited in Fig. 9. Under  $V_{gs}$  of 0.5 V, the carrier mobility before SA treatment is estimated to be 114~195  $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ . After SA treatment, the carrier mobility is increased to 671~1378  $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$ , about 5.8~7.1 folds enhancement.




Fig. 9. Extracted effective carrier mobility ( $\mu_{effect}$ ) of InAs FinFETs versus  $V_{gs}$  before and after SA treatment by  $I_{ds}$ - $V_{gs}$  modeling based on BSIM-CMG model. The modeling was performed taking  $R_{ds}$  10~95% of  $R_{total}$ . After SA treatment, the carrier mobility is enhanced by 5.8~7.1 folds.




Fig. 10. Modeling of the saturation transfer characteristics of InAs FinFETs under  $V_{ds}$  of 0.5 V taking  $R_{ds}$  10~95% of  $R_{total}$ . A physically reasonable range of 1~ $1.2 \times 10^7$  cm/s for saturation velocity was considered for the modeling.

Ultimately, the extracted mobility values are validated by modeling the saturated transfer characteristics of InAs FinFET under  $V_{ds}$  of 0.5 V taking  $R_{ds}$  10~95% of  $R_{total}$ . With a physically reasonable range of 1~ $1.2 \times 10^7$  cm/s for

saturation velocity ( $v_{sat}$ ) [21], the modeled saturation  $I_{ds}$ - $V_{gs}$  curves are presented in Fig. 10, which agree very well with the experimental data. The enhancement of carrier mobility is attributed to the reduction in interfacial traps between InAs and  $\text{ZrO}_2$  after SA treatment as mentioned above, since the interfacial charges has a trapping and scattering effect to the carriers. Such enhancement of device performance due to SA treatment can be potentially extended to other III-V MOSFETs consisting of III-V oxide interfacial layer.


#### IV. CONCLUSION

In summary, we propose a surface treatment method by superacid to improve the performance of InAs FinFETs on  $\text{SiO}_2/\text{Si}$  substrate. For the reported device, the SS and  $g_m$  has reduced from 217 mV/dec and  $6.44 \times 10^{-6}$  S to 170 mV/dec and  $2.65 \times 10^{-5}$  S with SA treatment, respectively. Through XPS analysis, it was found that the interfacial oxide at the InAs/ $\text{ZrO}_2$  interface was effectively reduced after SA treatment due to strong protonating nature of SA solution. The TLM measurements shows that the sheet resistance of InAs ribbon can be greatly reduced from 652.1 to 501.48  $\Omega/\square$  while the contact resistance is not influenced after SA treatment. From modeling of the transfer characteristics based on the commercial BSIM-CMG model, it was found that the carrier mobility is enhanced from 114~195  $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$  before SA treatment to 671~1378  $\text{cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$  after SA treatment due to reduction of interfacial traps. The results suggest that SA treatment can be potentially extended to other III-V MOSFETs to enhance the device performances.

#### REFERENCES

- [1] Y. Song *et al.*, "Ultra-High Aspect Ratio InP Junctionless FinFETs by a Novel Wet Etching Method," in *IEEE Electron Device Letters*, vol. 37, no. 8, pp. 970-973, Aug. 2016. DOI: 10.1109/LED.2016.2577046
- [2] A. Vardi and J. A. del Alamo, "Sub-10-nm Fin-Width Self-Aligned InGaAs FinFETs," in *IEEE Electron Device Letters*, vol. 37, no. 9, pp. 1104-1107, Sept. 2016. DOI: 10.1109/LED.2016.2596764
- [3] R. Oxland *et al.*, "InAs FinFETs With  $H_{fn}=20\text{nm}$  Fabricated Using a Top-Down Etch Process," in *IEEE Electron Device Letters*, vol. 37, no. 3, pp. 261-264, March 2016. DOI: 10.1109/LED.2016.2521001
- [4] Y. Q. Wu, M. Xu, R. S. Wang, O. Koybasi, P. D. Ye, "High-performance deep-submicron inversion-mode InGaAs MOSFETs with maximum  $G_m$  exceeding 1.1mS/ $\mu\text{m}$ : new HBr pretreatment and channel Engineering," *IEEE IEDM Tech. Digest*, 323-326, 7-9 Dec. 2009. DOI: 10.1109/IEDM.2009.5424358
- [5] Serge Oktyabrsky, Peide Ye, "Fundamentals of III-V Semiconductor MOSFETs" 31-46 (Springer, 2010). DOI: 10.1007/978-1-4419-1547-4

- [6] M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M. K. Hudait, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, W. Rachmady, U. Shah, Robert Chau, "Advanced high-k gate dielectric for high-performance short-channel In<sub>0.7</sub>Ga<sub>0.3</sub>As quantum well field effect transistors on silicon substrate for low power logic applications," 2009 IEEE International Electron Devices Meeting (IEDM), Baltimore, MD, 2009, pp. 1-4. DOI: 10.1109/IEDM.2009.5424361
- [7] H. Ko, K. Takei, R. Kapadia, S. Chuang, H. Fang, P. W. Leu, K. Ganapathi, E. Plis, H. S. Kim, S.-Y. Chen, M. Madsen, A. C. Ford, Y.-L. Chueh, S. Krishna, S. Salahuddin, A. Javey. "Ultrathin compound semiconductor on insulator layers for high-performance nanoscale transistors," *Nature*, 468, 286-289 (2010). DOI:10.1038/nature09541
- [8] F. N. Dultsev, V. G. Kesler, "Etching and oxidation of InAs in planar inductively coupled plasma," *Applied Surface Science*, 256, pp. 246-250 (2009). DOI: 10.1016/j.apsusc.2009.08.009
- [9] M. Amani, D.-H. Lien, D. Kiriya, J. Xiao, A. Azcatl, J. Noh, S. R. Madhvapathy, R. Addou, S. K. C., M. Dubey, K. Cho, R. M. Wallace, S.-C. Lee, J.-H. He, J. W. Ager III, X. Zhang, E. Yablonovitch, A. Javey, "Near-Unity Photoluminescence Quantum Yield in MoS<sub>2</sub>," *Science*, 350, 1065-1068 (2015). DOI: 10.1126/science.aad2114.
- [10] J. R. Church, C. Weiland, and R. L. Opila, "Understanding the role of buried interface charges in a metal-oxide-semiconductor stack of Ti/Al<sub>2</sub>O<sub>3</sub>/Si using hard x-ray photoelectron spectroscopy," *Applied Physics Letters* 106, 171601 (2015). DOI: 10.1063/1.4919448
- [11] N. A. Kotulak, M. Chen, N. Schreiber, K. Jones, and R. L. Opila, "Examining the free radical bonding mechanism of benzoquinone- and hydroquinone-methanol passivation of silicon surfaces.," *Applied Surface Science* 354, 469 (2015). DOI: 10.1016/j.apsusc.2015.02.127
- [12] Kuniharu Takei *et al.*, "High quality interfaces of InAs-on-insulator field-effect transistors with ZrO<sub>2</sub> gate dielectrics", *Applied Physics Letters* 102, 153513 (2013). DOI: 10.1063/1.4802779
- [13] H.H.Berger, "Models for contacts to planar devices", *Solid-State Electronics* 15, 1458 (1972). DOI: 10.1016/0038-1101(72)90048-2
- [14] M. Procop, "XPS data for sputter-cleaned In<sub>0.53</sub>Ga<sub>0.47</sub>As, GaAs, and InAs surfaces", *Journal of Electron Spectroscopy and Related Phenomena* 59 R1(1992). DOI: 10.1016/0368-2048(92)85006-S
- [15] M. Losurdo, M. M. Giangregorio, F. Lisco, P. Capezzuto, G. Bruno, S. D. Wolter, M. Angelo, and A. Brown, "InAs(100) Surfaces Cleaning by an As-Free Low-Temperature 100 ° C Treatment", *Journal of The Electrochemical Society* 156, H263 (2009). DOI: 10.1149/1.3076194
- [16] G. Hollinger, R. Skheyta-Kabbani, and M. Gendry, "Oxides on GaAs and InAs surfaces: An x-ray-photoelectron-spectroscopy study of reference compounds and thin oxide layers." *Physical Review B* 49, 11159 (1994). DOI: 10.1103/PhysRevB.49.11159
- [17] X. Guo, Y.-Q. Sun, and K. Cui, "Darkening of zirconia: a problem arising from oxygen sensors in practice" *Sensors and Actuators B: Chemical* 31, 139 (1996). DOI: 4005(96)80058-X
- [18] H. Muta , Y. Etoh , Y Ohishi , K. Kurosaki & S. Yamanaka "Ab initio study of hydrogen diffusion in zirconium oxide", *Journal of Nuclear Science and Technology*, 49:5, 544-550, (2012) DOI: 10.1080/00223131.2012.676820
- [19] S. Khandelwal, J. P. Duarte, A. Medury, Y. S. Chauhan, and C. Hu, "New industry standard FinFET compact model for future technology nodes", *VLSI Tech. Symp.*, pp. 6-4 (2015). DOI: 10.1109/VLSIT.2015.7223704
- [20] S. Sinha, G. Yeric, V. Chandra, B. Cline, and Yu Cao, "Exploring sub-20nm FinFET design with predictive technology models", *Proc. Des. Auto. Conf.*, pp. 15.1 - 15.5, June, (2012). DOI: 10.1145/2228360.2228414
- [21] W. Liu, X. Jin, J. Chen, M-C. Jeng, Z. Liu, Y. Cheng, K. Chen, M. Chan, K. Hui, J. Huang, R. Tu, P.K. Ko and Chenming Hu, "BSIM 3v3.2 MOSFET Model Users' Manual", EECS Department, University of California, Berkeley, 1998, UCB/ERL M98/51. Available at: <http://www2.eecs.berkeley.edu/Pubs/TechRpts/1998/ERL-98-51.pdf>



Dr. Yuping Zeng was one of 20 students selected to Jilin University at the age of 15 for a precocious university program in China, obtaining her B.S. before she was 19. She obtained her M.S. from the National University of Singapore where her main research focused on nanoscale material processes and characterization. She then received her Ph.D. from the Swiss Federal Institute of Technology. Following her Ph.D., she performed postdoctoral research with Profs. Chenming Hu and Ali Javey at the University of California at Berkeley. Prof. Zeng joined the ECE faculty at the University of Delaware in fall 2016. Her research focuses on creating high-speed devices for high-performance applications and novel electron devices for low power applications by using new materials, novel device design and innovative fabrication techniques. She has published 33 journal papers and 19 international conference papers.