UC Berkeley UC Berkeley Previously Published Works

Title

The Roofline Model: A Pedagogical Tool for Program Analysis and Optimization

Permalink

https://escholarship.org/uc/item/3qf383m0

Authors

Williams, Samuel Patterson, David Oliker, Leonid <u>et al.</u>

Publication Date

2008-08-01

DOI

10.1109/hotchips.2008.7476531

Peer reviewed



P A R



The Roofline Model:

I N G

A pedagogical tool for program analysis and optimization

Samuel Williams^{1,2}, David Patterson¹, Leonid Oliker^{1,2}, John Shalf², Katherine Yelick^{1,2}

¹University of California, Berkeley ²Lawrence Berkeley National Laboratory

BORATO

samw@cs.berkeley.edu



Outline



- Motivation, Goals, Audience, etc...
- Survey of multicore architectures
- Description of the Roofline model
- Introduction to Auto-tuning
- Application of the roofline to auto-tuned kernels
 - Example #1 SpMV
 - Example #2 LBMHD
- Conclusions





- Multicore guarantees neither good scalability nor good (attained) performance
- Performance and scalability can be extremely non-intuitive even to computer scientists
- Success of the multicore paradigm seems to be premised upon their programmability
- To that end, one must understand the limits to both scalability and efficiency.
 - How can we empower programmers?



Primary Focus



- Throughput-oriented kernels (rather than time)
- Our performance metrics are:
 Gflop/s and % of peak (efficiency)

for purposes of this talk, I will focus on memory-intensive 64b floating-point SPMD kernels.

 Not focused on algorithmic innovation or computational complexity



Goals & Audience



Goals for Roofline:

- Provide everyone (especially undergrads) with a graphical aid that provides: realistic expectations of performance and productivity
- Show inherent hardware limitations for a given kernel
- Show potential benefit and priority of optimizations

Who's not the audience for the Roofline:

- Not for those interested in fine tuning (+10%)
- Not for those challenged by parallel kernel correctness



PARALLEL



Multicore SMPs of Interest

PUTING

Μ

(used throughout the rest of the talk)

LA

BORATO



Multicore SMPs Used



Intel Xeon E5345 (Clovertown)



AMD Opteron 2356 (Barcelona)



Sun T2+ T5140 (Victoria Falls)





Multicore SMPs Used









Intel Xeon E5345 (Clovertown)

Electrical Engineering and Computer Sciences



AMD Opteron 2356 (Barcelona)









Multicore SMPs Used

(peak double precision flops)



Intel Xeon E5345 (Clovertown)



AMD Opteron 2356 (Barcelona)



Sun T2+ T5140 (Victoria Falls)







Multicore SMPs Used

(total DRAM bandwidth)



Intel Xeon E5345 (Clovertown)



AMD Opteron 2356 (Barcelona)



Sun T2+ T5140 (Victoria Falls)







PARALLEL



BORATO

Roofline models for multicore SMPs

PUTING

COM

(for memory-intensive double precision floating-point kernels)

LA







***** True Arithmetic Intensity (AI) ~ Total Flops / Total DRAM Bytes

- constant with respect to problem size for many problems of interest
- ultimately limited by compulsory traffic

Electrical Engineering and Computer Sciences

diminished by conflict or capacity misses.





- Based on Bound and Bottleneck analysis¹
- Performance is upper bounded by both the peak flop rate, and the product of streaming bandwidth and the flop:byte ratio
- (well understood in the performance oriented communities)



where AI is the actual arithmetic intensity

- Assumptions:
 - Bandwidth is independent on arithmetic intensity
 - Bandwidth is independent of optimization or access pattern
 - Computation is independent of optimization
 - Complete overlap of either communication or computation

¹D. Lazowska, J. Zahorjan, G. Graham, K. Sevcik, "Quantitative System Performance"



Roofline Model





flop:DRAM byte ratio

Naïve Roofline Model





Electrical Engineering and Computer Sciences

- Unrealistically optimistic model
- Hand optimized Stream BW benchmark

Naïve Roofline Model

Electrical Engineering and Computer Sciences





Naïve Roofline Model

Electrical Engineering and Computer Sciences









- Collect StreamBW_i with progressively fewer optimizations
- Estimate InCoreGFlops, with progressively fewer optimizations

$GFlops_{i,j}(AI) = min \begin{cases} InCoreGFlops_i \\ AI * StreamBW_j \end{cases}$

is the attainable performance with: memory optimizations_{1...i} - and in-core optimizations_{1..i}

These denote a series of ceilings below the roofline

Assumptions:

- Bandwidth is independent on arithmetic intensity
- Complete overlap of either communication or computation



(dram bandwidth)





- What happens as bandwidth optimizations are stripped out ?
- Form a series of bandwidth ceilings below the roofline
- Small problems fit in the snoop filter in Clovertown's MCH
- most architectures see NUMA and prefetch variations



(dram bandwidth)





- What happens as bandwidth optimizations are stripped out ?
- Form a series of bandwidth ceilings below the roofline
- Small problems fit in the snoop filter in Clovertown's MCH
- most architectures see NUMA and prefetch variations



(dram bandwidth)





- What happens as bandwidth optimizations are stripped out ?
- Form a series of bandwidth ceilings below the roofline
- Small problems fit in the snoop filter in Clovertown's MCH
- most architectures see NUMA and prefetch variations



(dram bandwidth)





- What happens as bandwidth optimizations are stripped out ?
- Form a series of bandwidth ceilings below the roofline
- Small problems fit in the snoop filter in Clovertown's MCH
- most architectures see NUMA and prefetch variations



(dram bandwidth)





- What happens as bandwidth optimizations are stripped out ?
- Form a series of bandwidth ceilings below the roofline
- Small problems fit in the snoop filter in Clovertown's MCH
- most architectures see NUMA and prefetch variations



(dram bandwidth)





- What happens as bandwidth optimizations are stripped out ?
- Form a series of
 bandwidth ceilings below
 the roofline
- Small problems fit in the snoop filter in Clovertown's MCH
- most architectures see NUMA and prefetch variations



In-core Performance



- Define a similar set of ceilings for in-core performance
- In-core performance can be limited by (among other things):
 - Not satisfying all forms of **in-core parallelism**:
 - Instruction-level parallelism (multi-issue, pipeline, ...)
 - Data-level parallelism (SIMD)
 - Functional unit parallelism (adders + multipliers + ...)
 - Non-FP instructions can consume instruction issue bandwidth
 - As the FP fraction decrease, how sensitive is attainable performance?
- One or the other is usually more difficult to satisfy on a given architecture/kernel
 - = Architecture's Achilles' Heel



(in-core performance = in-core parallelism?)





- Covering the breadth of incore parallelism is the preeminent challenge on most architectures
- Form a series of parallelism ceilings below the roofline
- On Niagara machines, instruction latencies are easily hidden with 8-way multithreading



(in-core performance = instruction mix?)





- All machines have a limited instruction issue bandwidth.
- non-FP instructions sap instruction issue bandwidth needed by FP instructions
- As the FP fraction of the dynamic instruction mix decreases, so might performance.
- On Cell, double precision instructions stall subsequent issues for 7 cycles.



(Achilles' Heel)





parallelism is more important on the superscalars

Its clear that in-core

- Instruction mix is more important on Niagara2
- Each architecture has its own Achilles' Heel when it comes to in-core performance

(ceilings constrain performance)

The ceilings act to constrain performance to a much smaller region

(ceilings constrain performance)

The ceilings act to constrain performance to a much smaller region

(thickness)

Electrical Engineering and

Computer Sciences

32

LABORATOR

Three Categories of Software Optimization

PARALLEL COMPUTING

Optimization Categorization

Maximizing In-core Performance	Maximizing Memory Bandwidth	Minimizing Memory Traffic
•Exploit in-core parallelism (ILP, DLP, etc)	•Exploit NUMA	Eliminate: •Capacity misses
 Good (enough) floating-point balance 	•Satisfy Little's Law	•Compulsory misses •Write allocate behavior
reorder unroll & jam eliminate explicit SIMD	unit-stride streams Memory affinity SW prefetch DMA lists DMA tLB blocking	cache blocking padding compress data stores

Maximizing Attained in-core Performance

- Compilers may not have as much knowledge as the programmer
- Express more in-core parallelism and amortize non-FP instructions
- Software optimizations:
 - Explicit SIMDization
 - Loop unrolling
 - Unroll and jam
 - Reordering
 - Predication
- Punch through ceilings


Maximizing Attained Memory Bandwidth





flop:DRAM byte ratio

- Compilers won't give great out-of-the-box bandwidth
- Optimizations:
 - long unit stride accesses
 - NUMA aware allocation and parallelization
 - SW prefetching
 - Maximize MLP
- Punch through bandwidth ceilings



Minimizing Total Memory Traffic





- Use performance counters to measure flop:byte ratio (AI)
- Out-of-the-box code may have an AI ratio much less than the compulsory ratio
- Optimizations:
 - Array padding: conflict
 - Cache blocking: capacity
 - Cache bypass: compulsory

 Push arithmetic intensity to the compulsory limit



Optimization Categorization







PARALLEL



Y

Introduction to Auto-tuning

LA

BORATOR

PUTING

Μ



Out-of-the-box Code



- Out-of-the-box code has (unintentional) assumptions on:
 - cache sizes (>10MB)
 - functional unit latencies(~1 cycle)
 - etc...
- These assumptions may result in poor performance when they exceed the machine characteristics





- Goal: provide performance portability across the existing breadth and evolution of microprocessors
- At the expense of a one time up front productivity cost that's amortized by the number of machines its used on

- Auto-tuning does not invent new optimizations
- Auto-tuning automates the exploration of the optimization and parameter space
- Two components:
 - 1. parameterized code generator (we wrote ours in Perl)
 - Auto-tuning exploration benchmark (combination of heuristics and exhaustive search)
- Can be extended with ISA specific optimizations (e.g. DMA, SIMD)



Distinguishing the Roofline and Auto-tuning



- Roofline specifies what's deficient, but not how to fix it.
- Auto-tuning attempts to fix it by searching the parameter space for the existing body of optimization work



PARALLEL



BORATO

Application of the Roofline Model to sample Kernels

LA

PUTING

Μ

Does the roofline model provide insight into the limitations of architecture, implementation, and algorithm?







- Things to watch for:
 - 1. do performance graphs alone provide insight into the limitations of kernel or architecture ?
 - 2. does the roofline show the ultimate performance limitations of kernel and architecture ?
 - 3. does the roofline show which optimizations will be necessary ?



PARALLEL



LABORATOR

Example #1: Auto-tuning Sparse Matrix-Vector Multiplication (SpMV)

OMPUTING

Samuel Williams, Leonid Oliker, Richard Vuduc, John Shalf, Katherine Yelick, James Demmel, "Optimization of Sparse Matrix-Vector Multiplication on Emerging Multicore Platforms", Supercomputing (SC), 2007.

Sparse Matrix Vector Multiplication



- What's a Sparse Matrix ?
 - Most entries are 0.0
 - Performance advantage in only storing/operating on the nonzeros
 - Requires significant meta data to reconstruct the matrix structure
- What's SpMV ?
 - Evaluate y=Ax
 - A is a sparse matrix, x & y are dense vectors
- Challenges

Electrical Engineering and

- Very low arithmetic intensity (often <0.166 flops/byte)
- Difficult to exploit ILP(bad for superscalar),
- Difficult to exploit DLP(bad for SIMD)





The Dataset (matrices)



- Unlike dense BLAS, performance is dictated by sparsity
- Suite of 14 matrices
- All bigger than the caches of our SMPs
- We'll also include a median performance number





SpMV Performance

(simple parallelization)





- Out-of-the box SpMV performance on a suite of 14 matrices
- Scalability isn't great

Is this performance good?



Naïve

Electrical Engineering and Auto-tuned SpMV Performance

16.0

(architecture specific optimizations)







- Fully auto-tuned SpMV performance across the suite of matrices
- Included SPE/local store optimized version
- Why do some optimizations work better on some architectures?
- Performance is better, but is performance good?



Electrical Engineering and Auto-tuned SpMV Performance

(architecture specific optimizations)





- Fully auto-tuned SpMV performance across the suite of matrices
- Included SPE/local store optimized version
- Why do some optimizations work better on some architectures?
- Performance is better, but is performance good?







Electrical Engineering and Computer Sciences

- Double precision roofline models
- FMA is inherent in SpMV (place at bottom)

(overlay arithmetic intensity)

Electrical Engineering and





(out-of-the-box parallel)

Electrical Engineering and





(NUMA & SW prefetch)





Electrical Engineering and

- compulsory flop:byte ~
 0.166
- utilize all memory channels

Electrical Engineering and Computer Sciences

(matrix compression)





Inherent FMA

Register blocking improves ILP, DLP, flop:byte ratio, and FP% of instructions

Electrical Engineering and Computer Sciences

(matrix compression)



- Inherent FMA
- Register blocking improves ILP, DLP, flop:byte ratio, and FP% of instructions

BERKELEY PAR LAB



PARALLEL



LABORATOR

Example #2: Auto-tuning Lattice-Boltzmann Magneto-Hydrodynamics (LBMHD)

OMPUTING

Samuel Williams, Jonathan Carter, Leonid Oliker, John Shalf, Katherine Yelick, "Lattice Boltzmann Simulation Optimization on Leading Multicore Platforms", International Parallel & Distributed Processing Symposium (IPDPS), 2008.

Best Paper, Application Track







- Plasma turbulence simulation via Lattice Boltzmann Method
- Two distributions:
 - momentum distribution (27 scalar components)
 - magnetic distribution (15 vector components)
- Three macroscopic quantities:
 - Density
 - Momentum (vector)
 - Magnetic Field (vector)
- Arithmetic Intensity:
 - Must read 73 doubles, and update 79 doubles per lattice update (1216 bytes)
 - Requires about 1300 floating point operations per lattice update
 - Just over 1.0 flops/byte (ideal)
- Out-of-the-box,

no unit stride memory access patterns





magnetic distribution









Electrical Engineering and Computer Sciences

- Generally, scalability looks good
- but is performance good?

Naïve+NUMA

CSAuto-tuned LBMHD Performance Electrical Engineering and

(architecture specific optimizations)

2

128^3

4

128^3

8 16

4

8





- Auto-tuning avoids cache * conflict and TLB capacity misses
- Additionally, it exploits SIMD * where the compiler doesn't
- Include a SPE/Local Store ** optimized version







Electrical Engineering and **Computer Sciences**

> multiplies (imbalance) Huge data sets

(overlay arithmetic intensity)

Electrical Engineering and





Electrical Engineering and

Computer Sciences

(out-of-the-box parallel performance)





(Padding, Vectorization, Unrolling, Reordering, ...)





Electrical Engineering and

- Vectorize the code to eliminate TLB capacity misses
- Ensures unit stride access (bottom bandwidth ceiling)
- Tune for optimal VL
- Clovertown pinned to lower BW ceiling

(SIMDization + cache bypass)





Electrical Engineering and

- Make SIMDization explicit
- Technically, this swaps ILP and SIMD ceilings
- Use cache bypass instruction: *movntpd*
 - Increases flop:byte ratio to ~1.0 on x86/Cell

(SIMDization + cache bypass)



Electrical Engineering and

- Make SIMDization explicit
- Technically, this swaps ILP and SIMD ceilings
- Use cache bypass instruction: *movntpd*
 - Increases flop:byte ratio to ~1.0 on x86/Cell







PARALLEL COMPUTING LABORATORY

Conclusions

67



Summary



- The Roofline model is a visually intuitive figure for kernel analysis and optimization
- We believe undergraduates will find it useful in assessing performance and scalability limitations
- It is easily extended to other architectural paradigms
- We believe it is easily extendable to other metrics:
 - performance (sort, graphics, crypto...)
 - bandwidth (L2, PCIe, …)
- We believe that a performance counters could be used to generate a runtime-specific roofline that would greatly aide the optimization



Suggestion...



- As architectures are presented over the next two days, we invite you to create a roofline model for each.
- Estimate the ceilings.
- Then contemplate performance and productivity among them



Acknowledgements



- Research supported by:
 - Microsoft and Intel funding (Award #20080469)
 - DOE Office of Science under contract number DE-AC02-05CH11231
 - NSF contract CNS-0325873
 - Sun Microsystems Niagara2 / Victoria Falls machines
 - AMD access to Quad-core Opteron (barcelona) access
 - Forschungszentrum Jülich access to QS20 Cell blades
 - IBM virtual loaner program to QS20 Cell blades



PARALLEL



BORATO

Questions?

PUTING

ΟΜ

Samuel Williams, Leonid Oliker, Richard Vuduc, John Shalf, Katherine Yelick, James Demmel, "*Optimization of Sparse Matrix-Vector Multiplication on Emerging Multicore Platforms*", Supercomputing (SC), 2007.

LA

Samuel Williams, Jonathan Carter, Leonid Oliker, John Shalf, Katherine Yelick, "Lattice Boltzmann Simulation Optimization on Leading Multicore Platforms", International Parallel & Distributed Processing Symposium (IPDPS), 2008. Best Paper, Application Track

Kaushik Datta, Mark Murphy, Vasily Volkov, Samuel Williams, Jonathan Carter, Leonid Oliker, David Patterson, John Shalf, Katherine Yelick, "*Stencil Computation Optimization and Autotuning on State-of-the-Art Multicore Architecture*", Supercomputing (SC) (to appear), 2008.