

UC San Diego

Technical Reports

Title

Enhanced Design Flow and Optimizations for Multi-Project Wafers

Permalink

<https://escholarship.org/uc/item/3tw5p9vm>

Authors

Kahng, Andrew

Mandoiu, Ion

Xu, Xu

et al.

Publication Date

2005-05-14

Peer reviewed

Enhanced Design Flow and Optimizations for Multi-Project Wafers

ABSTRACT

The aggressive scaling of VLSI feature size and the pervasive use of advanced reticle enhancement technologies leads to dramatic increases in mask costs, pushing prototype and low volume production designs at the limit of economic feasibility. Multiple project wafers (MPW), or “shuttle” runs, provide an attractive solution for such designs, by providing a mechanism to share the cost of mask tooling among up to tens of designs. However, MPW reticle floorplanning and wafer dicing introduce complexities not encountered in typical, single-project wafers. Recent works attempting to address these challenges have several drawbacks, including (i) assuming equal production volume requirement for all designs, (ii) assuming that the same dicing plan is used for all wafers or for all rows/columns of reticle images on a wafer, (iii) assuming unrealistic wafer models such as a rectangular array of projections, and (iv) disregarding important practical constraints on the maximum reticle size.

In this paper we propose a comprehensive MPW flow aimed at minimizing the number of wafers needed to fulfill given die production volumes. Our flow includes three main steps: (1) multi-project reticle floorplanning, (2) wafer shot-map definition, and (3) wafer dicing plan definition. For each of these steps we propose improved algorithms as follows. Our reticle floorplanner uses hierarchical quadrisection combined with simulated annealing to generate “diceable” floorplans observing given maximum reticle sizes. The new wafer shot-map definition step allows to fully utilize round wafer real estate by extracting the maximum number of functional dies from both fully and partially printed reticle images. Finally, our dicing planner allows multiple side-to-side dicing plans for different wafers as well as different reticle projection rows/columns within a wafer, and further improves dicing yield by partitioning each wafer into a small number of parts before individual die extraction. Experiments on industry testcases show that our methods outperform significantly not only previous methods in the literature, but also reticle floorplans manually designed by experienced engineers.

1. INTRODUCTION AND MOTIVATION

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

Copyright 2001 ACM 0-89791-88-6/97/05 ...\$5.00.

With the shrinking of VLSI feature size and the pervasive use of advanced reticle enhancement technologies such as Optical Proximity Correction (OPC) and Phase Shifting Masks (PSM), mask costs are predicted to reach \$10 million by the end of the decade [7]. These high mask costs push prototyping and low volume production designs at the limit of economic feasibility since the costs cannot be amortized over the volume. Multiple Project Wafers (MPW), or “shuttle” runs, provide an efficient method to reduce the cost [8]. Thus, from government sponsored programs allowing students to verify their design in silicon [4], MPW has now become a commercial service offered by both independent providers such as MOSIS and CMP and semiconductor foundries such as the TSMC and IBM.

Packing and dicing different dies on a multi-project wafer introduces complexities not encountered in typical, single-project wafers. Recently, several approaches have been proposed in the literature for addressing the MPW reticle floorplanning problem. Chen and Lynn [3] considered in this context the problem of finding the minimum area slicing floorplan, with 90 degree chip rotation allowed. They gave a “bottom-left fill” algorithm for constructing an initial solution, followed by enumeration based on B*-trees. Xu et al. [9] studied the MPW mask floorplanning under die-alignment constraints imposed by the use of die-to-die mask inspection. A grid-packing formulation for MPW mask floorplanning is proposed in [1], where the objective is to find a minimum area grid floorplan with at most one die per grid cell.

Kahng et al. [5] were the first to consider the side-to-side wafer dicing problem, and proposed a general multi-project reticle floorplanning method seeking to maximize dicing yield. Their method also allows maximum dicing margins to be specified for each die. Very recently, Kahng et al. [6] revisited the grid-packing formulation in [1], and proposed a new floorplanner with guaranteed yield. Both [5] and [6] are based on the implicit assumption that all wafers use the same dicing plan. Xu et al. [10] combine the horizontal and vertical conflict graphs of [5] into a single conflict graph, and cut out from each wafer all dies receiving a certain color in a minimum coloring of the conflict graph. The implicit assumption for this approach is that exactly one horizontal (vertical) dicing plan is used for all reticle projection rows (columns) within a wafer. Finally, Xu et al. [11] give methods for MPW reticle floorplanning and dummy fill insertion to minimize topography variation after chemical-mechanical polishing. An overview of related multi-layer mask technologies, which rely on sharing the reticle space between multiple layers of the *same* design, typically via blading, is given in [2].

Drawbacks of previous approaches include (i) assuming equal production volume requirement for all dies [6] [10], (ii) disallowing

different dicing plans for different wafers [6][5], or for different reticle projection rows/columns within the same wafer [10], (iii) assuming unrealistic wafer models such as a rectangular array of projections [6] and [5], and (iv) disregarding important practical constraints on the maximum reticle size [6] [10].

In this paper we propose a comprehensive MPW flow aimed at minimizing the number of wafers needed to fulfill given die production volumes. Our flow includes three main steps: (1) multi-project reticle floorplanning, (2) wafer shot-map definition, and (3) wafer dicing plan definition. Our contributions are as follows. For the first flow step, we propose an algorithm combining hierarchical quadrisection with simulated annealing to generate “diceable” floorplans observing given maximum reticle sizes. Our algorithm leads to an average reduction of 10-20% in the required number of wafers compared to reticle floorplans manually designed by experienced industry engineers. For the second step, which has not been previously considered in the context of MPW, we propose a simple algorithm that allows to fully utilize the real estate on round wafers by extracting the maximum number of functional dies from both fully and partially printed reticle images. This optimization is shown to yield an average reduction of around 12% in the required number of wafers for a fixed reticle floorplan. For the third step, we give an integer program which can be used to find in practical time the *optimal* dicing plan under the assumption of [10] that all rows and columns of reticle images within a wafer are diced using the same set of cuts. We also give a two-level optimization algorithm that simultaneously allows multiple side-to-side dicing plans for different wafers and for different reticle projection rows/columns within a wafer. Finally, we show the advantages of partitioning each wafer into a small number of parts before individual die extraction. For a fixed reticle floorplan, the two-level optimization algorithm is shown to give an average reduction in the required number of wafers of 42% without wafer partition, and of 47%, respectively 63%, when partitioning into 2 or 4 parts.

The rest of the paper is organized as follows. In next section we describe the side-to-side wafer dicing problem. In Section 3, we describe the Multiple Dicing Plan (MDP) advantages, extend previously known approaches to MDP, and give a new two-level optimization algorithm. Section 4 is devoted to the wafer shot-map definition problem and our proposed solution, while Section 5 gives the new hierarchical quadrisection method for reticle floorplanning. Finally, in Section 6 we give experimental results comparing proposed methods on industrial testcases. Our comparisons are performed separately for the case when only side-to-side wafer dicing is allowed and when the wafer can be divided into halves or quarters before dicing.

2. SIDE-TO-SIDE WAFER DICING

A wafer consists of a number of reticle projections arranged in a number of reticle image *projection rows* and *projection columns*. Each projection is a copy of the same reticle image. In the prevalent “side-to-side” wafer dicing technology, the diamond blades can not stop at arbitrary points during cutting; consequently, all projections in the same projection row (or column) will share the same horizontal (or vertical) cutlines. Following [5], two dies D and D' on a reticle are said to be in *vertical (resp. horizontal) dicing conflict* if no set of vertical (resp. horizontal) cuts can legally dice both D and D' . Let \mathcal{D} denote the set of dies on a given reticle. The *vertical reticle conflict graph* $R_v = (\mathcal{D}, E_v)$ is the graph with vertices corresponding to the dies and edges connecting pairs of dies in vertical dicing conflict. The *horizontal reticle conflict graph* $R_h = (\mathcal{D}, E_h)$ is defined similarly. As usual, a set of vertices in a graph is called independent if they are pairwise nonadjacent. A *maximum horizon-*




Figure 1: Placing two wafers on one “super-wafer”.

tal (or vertical) independent set is a subset of \mathcal{D} which can be sliced out by a set of horizontal (or vertical) cutlines; the set of cutlines used for a wafer are called as a *wafer dicing plan*. The following optimization problem has been introduced in [5].

Side-to-Side Wafer Dicing Problem (SSWDP). Given a reticle with dies $\mathcal{D} = \{D_1, \dots, D_n\}$, required production volume for each die $N(D_i)$, $i = 1, \dots, n$, and the positions of the reticle projections of the wafer, find the minimum number of wafers N_w and the corresponding dicing plan for each wafer such that the required production volume for each die is satisfied.

The *wafer dicing yield* of a wafer dicing plan P is defined as the minimum, over all dies $D \in \mathcal{D}$, of the number of legally diced copies of D divided by $N(D)$. SSWDP requires that, for every die D , the combined wafer dicing yield is at least 1.

In this paper, we extend SSWDP to allow preliminary partitioning of each wafer into a small number of parts (e.g., halves or quarters) so that the side-to-side dicing plans for the parts can be independent from each other.

3. MULTIPLE-DICING-PLAN DICING

In [5] and [6], the authors assume that a single dicing plan (SDP) is used for all wafers. Then the wafer yield is determined by the die with the minimum ratio of the number of copies sliced out and volume requirement. When multiple dicing plans (MDP) are allowed, different wafers may contribute different number of copies of a die towards satisfying the total volume requirement. Thus, MDP can balance better the number of useful die copies extracted from different wafer, particularly for non-uniform production volume requirements.

In this section we first describe how to extend the IASA SDP algorithm in [5] to find MDPs. We then give a simple ILP approach to find optimal MDPs that are restricted as in [10] to use a single set of cuts for all projection rows/columns within a wafer. Finally, we conclude with a two-level optimization algorithm combining the first two approaches.

3.1 Extended IASA

The IASA method proposed in [5] can be easily extended to solve MDP by placing N_w wafers into one “super-wafer” as shown in Figure 1. Then we can use IASA for SDP to produce a dicing plan for the N_w wafers. However, the runtime will increase rapidly when N_w is large since we need to check all rows and columns of the “super-wafer” in each iteration.

3.2 Integer Linear Program for Restricted MDPs

In [10], the authors assume that each wafer uses exactly one horizontal dicing plan and one vertical dicing plan for all projection

rows/columns within a wafer. This assumption allows them to use a coloring based heuristic which gives good results for testcases with large volume requirement. In this section we give an integer linear programming formulation which allows finding optimal MDPs restricted in this way.

As in [10], two dies D and D' on a reticle are said to be in *dicing conflict* if they are either in horizontal dicing conflict or vertical dicing conflict. The *conflict graph* $R_c = (\mathcal{D}, E_c)$ is the graph with vertices corresponding to the dies and edges connecting pairs of dies in dicing conflict. A *maximum conflict independent set* is a subset of \mathcal{D} which can be sliced out by a set of horizontal and vertical cutlines. We use $MCIS$ to denote the set of all maximal independent sets in the conflict graph. For each independent set $C \in MCIS$, let f_C denote the number of wafers which use the dicing plan defined by C , MDP can be formulated as the following integer linear program:

Minimize N_w (ILP1)
subject to

$$\begin{aligned} \sum_{D \in \mathcal{D}} Q(C, D) f_C &\geq N(D), & \forall D \in \mathcal{D} \\ \sum_C f_C &= N_w \\ f_C &\in \mathbb{Z}_+, & \forall C \in MCIS \end{aligned}$$

where $Q(C, D)$ is a constant which represents the number of copies of die D obtained from a wafer diced according to C . The ILP can be optimally solved in a short time since there are only $|MCIS|$ variables and $|\mathcal{D}| + 1$ constraints. As shown in Section 6, the runtimes of ILP are within 0.03 second in all the experiments on industry testcases with up to 30 dies.

3.3 Two-level Optimization Algorithm for MDP

Although the ILP method can solve the MDP problem quickly, its performance will be degraded for the small volume requirement cases. Extended IASA for MDP can produce a good solution but suffers from large runtime with large N_w . In order to rapidly find a near optimal solution for MDP, we propose the Two-level Optimization (TLO) heuristic shown in Figure 2. We first solve ILP1 to obtain an upper bound on N_w . Then we gradually reduce the number until the yield is smaller than 1. In Lines 04-08, we assume all rows (columns) of each wafer using the same horizontal (vertical) dicing plan. The dicing plan for each wafer are obtained by solving the following ILP:

Minimize Y (ILP2)
subject to

$$\begin{aligned} N(D) - \sum_{D \in \mathcal{D}} Q(C, D) f_C &\leq y_D, & \forall D \in \mathcal{D} \\ \sum_C f_C &= N_w \\ \sum_D y_D &= Y \\ f_C &\in \mathbb{Z}_+, & \forall C \in MCIS \\ y_D &\in \mathbb{Z}_+, & \forall D \in \mathcal{D} \end{aligned}$$

where Y is the total number of unsatisfied volume requirement and y_D is the number of unsatisfied volume requirement for the die D . We choose the horizontal and vertical dicing plan for each wafer which maximizes the total weight, and then we perform the row and column level check in Lines 11-14 to improve the yield by replacing the dicing plan for one row or column. Since the dicing plans for all rows and columns are chosen, we do not have the *iterative augment* process of IASA in our heuristic. Instead, we use a *cross selection* process in Lines 15-18 to choose the dicing plan for one row and one column simultaneously. Since the “cross selection” process is time-consuming, we do it only for the center row and column of each wafer.

Input: $MHIS, MVIS, MCIS$	
Output: N_w and dicing plan for N_w wafers	
01.	Solve ILP1 to obtain the N_w upper bound
02.	while (yield \geq 1)
03.	$N_w \leftarrow$
04.	Solve ILP2 and choose one set $C \in MCIS$ for each wafer
05.	Set the weight of each die D as y_D
06.	For (each wafer)
07.	Choose maximal horizontal (vertical) independent set which include C and maximizes the total weight of dies
08.	Use the corresponding dicing plans for each row (column)
09.	While (improve==true)
10.	While (improve==true)
11.	For (each row and column)
12.	try other horizontal (vertical) dicing plans
13.	If (wafer-dicing yield increases)
14.	Replace the current dicing plan
15.	For (the center row and the center column of each wafer)
16.	Simultaneously try other pairs of horizontal and vertical dicing plans
17.	If (wafer-dicing yield increases)
18.	Replace the current dicing plan

Figure 2: Two-level Optimization Heuristic

4. WAFER SHOT-MAP DEFINITION

The wafer shot-map definition step, which determines the position of reticle images printed on wafer, was ignored in the previous papers. In both [6] and [5], the wafer is modeled as a rectangular array of projects, which is not true for actual round wafers. This simplification may lead to wrong dicing yield estimation since (i) the projection rows (columns) do not have equal contributions to the wafer dicing yield – the rows/columns near the center contain more reticle images, and (ii) fully printed dies within partial reticle projection are ignored. For a round wafer with the radius r and the center (x_0, y_0) , a die image D is *on wafer* if and only if $(x - x_0)^2 + (y - y_0)^2 \leq r^2$ for all $(x, y) \in D$. Given a rectangular reticle image, a *projection plane* is a regular tiling of the plane with identical copies of the reticle. The *wafer projection problem* is formulated as follows:

Wafer Shot-Map Definition Problem (WSMDP). Given a projection plane and the wafer radius r , find the position of the wafer center minimizing the number of wafers required to meet the given production volumes.

The periodic property of the projection plane imply following lemma:

LEMMA 1. *The optimal solution of WSMDP can be achieved when the location of the wafer center is restricted to be within one reticle projection L .*

Therefore, we can constrain the wafer center to be located in one projection. The algorithm for MDP is summarized in Figure 3. A threshold value α is used in the algorithm to determine whether the process should be continued.

5. RETICLE FLOORPLANNING

In this section, we focus on the following optimization problem: Given a reticle size, a set of dies and their sizes, required volume for each die, find a die floorplan within the boundary of the reticle (allowing die rotations) and a wafer dicing plan such that the number of used wafers is minimum.

Compared with other floorplanning problems, the main difficulty of the MPW reticle floorplanning problem lies in the wafer cost calculation. In order to simplify the wafer cost calculation process and

Input: wafer radius r , reticle dimensions	
Output: placement of wafer center maximizing the given objective	
01.	Divide one projection L into $l \times l$ uniformly-spaced grid
02.	Find N_w and dicing yield y when the wafer center is at the first grid point
03.	$Min_N_w \leftarrow N_w; Max_yield \leftarrow y$
04.	while ($Max_yield \geq \alpha$)
05.	Move to the next grid point g
06.	Find N_w and the dicing yield y when the wafer center is g
07.	If ($N_w < Min_N_w$)
08.	$Min_N_w \leftarrow N_w; Max_yield \leftarrow y$

Figure 3: Wafer Shot-Map Definition Algorithm

quickly find good yield estimation for MDP, we propose the Hierarchical Quadrisection Floorplan. As shown in Figure 4, the reticle is divided into 4^l regions in l -level hierarchical quadrisection floorplan: $R_{a_1 a_2 \dots a_l}$ ($a_i \in \{1, 2, 3, 4\}$). Each region at the l^{th} level will be occupied by at most one die. We denote the width of the region $R_{a_1 a_2 \dots a_l}$ as $W(R_{a_1 a_2 \dots a_l})$ and the height as $H(R_{a_1 a_2 \dots a_l})$. There are two important properties of the hierarchical quadrisection floorplan.

- $W(R_{a_1 \dots a_{l-1}}) = \text{Max}(W(R_{a_1 \dots a_{l-1} 1}), W(R_{a_1 \dots a_{l-1} 3})) + \text{Max}(W(R_{a_1 \dots a_{l-1} 2}), W(R_{a_1 \dots a_{l-1} 4}))$
- $H(R_{a_1 \dots a_{l-1}}) = \text{Max}(H(R_{a_1 \dots a_{l-1} 1}), H(R_{a_1 \dots a_{l-1} 2}) + \text{Max}(H(R_{a_1 \dots a_{l-1} 3}), H(R_{a_1 \dots a_{l-1} 4}))$

For the l -level hierarchical quadrisection floorplan, we can calculate the wafer requirement as follows:

- For the region in the l^{th} level, the set $S_1(R_{a_1 \dots a_l})$ includes the die in the region. The wafer requirement for S_1 is $\text{MAX}_{D \in S_1}(\frac{N(D)}{Q(D)})$, where $N(D)$ is the volume requirement of the die D and $Q(D)$ is the number of die D per wafer; the wafer requirement is zero for the empty set.
- For the region in the $(l-i)^{th}$ level $R_{a_1 \dots a_{l-i}}$, sort the 2^{i-1} sets in each of the four sub-regions according to wafer requirement. Then we can group the dies into 2^i sets: the first 2^{i-1} sets are $S_k = S_k(R_{a_1 \dots a_{l-i} 1}) \cup S_k(R_{a_1 \dots a_{l-i} 4})$ ($k = 1, \dots, 2^{i-1}$). It is obvious that any two dies in the same set are not in dicing conflict since all the dies in the region 1 are not in dicing conflict with the dies in the region 4. Similarly, the second 2^{i-1} sets are $S_{2^{i-1}+k} = S_k(R_{a_1 \dots a_{l-i} 2}) \cup S_k(R_{a_1 \dots a_{l-i} 3})$ ($k = 1, \dots, 2^{i-1}$).
- At the top level, we have 2^l sets and the final wafer requirement is the sum of the wafer requirement of all the 2^l sets.

Therefore, the reticle area and wafer requirement for the floorplan can be easily calculated.

The generic simulated annealing placement algorithm is given in Figure 5. Line 1 is the step to merge two dies with the same width w and volume requirement as one die whose width is w and height is the sum of the heights of the two dies. The algorithm starts with the floorplan with each die randomly placed in the 4^l regions as its initial placement. The objective value is calculated and recorded. In our implementation the objective function is the wafer requirement by assuming $Q(D) = \frac{\text{wafer_area}}{\text{reticle_area}}$ for all $D \in D$. At each step we find a neighbor solution based on the following moves:




Figure 4: Two-level Hierarchical Quadrisection Floorplan.

Input: Dimensions of n Dies, $\beta: 0 \leq \beta < 1$	
Output: Reticle floorplan and wafer dicing plan	
1.	Merge the dies with the same dimension
2.	Choose a random hierarchical quadrisection floorplan
3.	Calculate Objective Value
4.	while (not converge and # of move $< Move_Limit$)
5.	choose a uniform random number $r \in [0, 1]$
6.	make a random move according to r
7.	calculate $\delta = \text{New Objective Value} - \text{Old Objective Value}$
8.	If ($\delta < 0$)
9.	Accept the move
10.	Else
11.	Accept the move with probability $e^{-\frac{\delta}{T}}$
12.	$T = \beta T$

Figure 5: Hierarchical Quadrisection Floorplan.

- Region exchange move, which changes the dies in two regions if at least one of them contains a die;
- Orientation move, which rotates one die by 90 degrees.

Each generated solution is evaluated and kept with a probability dependent on the current temperature (see Figure 5). Please note that the hierarchical quadrisection structure will be maintained during the process.

6. EXPERIMENTAL RESULTS

We used six industry testcases from CMP [12] to evaluate the performance and scalability of the proposed algorithms, each having between 12 and 31 dies with varying sizes and production volume requirements. For the wafer shot-map and wafer dicing problem, we used the reticle floorplan of the actual industry MPW runs which were manually designed by an experienced engineer. The basic parameters of the six testcases are listed in Table 1.

Wafer Dicing. We implement the wafer dicing algorithms in the C++ language. We set the wafer diameter as six inch and use a fixed wafer shot-map for all testcases. The number of wafers used (N_w) and runtime of four methods are shown in Table 2, where IASA is the SDP method used in [5], E-IASA is the extended IASA in Section 3.1, ILP is the integer linear programming restricted MDP method specified in Section 3.2 and TLO is the proposed two-level MDP optimization method. Each method was run without any wafer partition and with wafer partition into 2 or 4 parts prior to dicing. The results show that compared with the original IASA with one part, the wafer cost can be reduced by 34.2% by using four parts. E-IASA can reduce the wafer cost by 39.5% for one part at the expense of long runtime. ILP can reduce the cost by 5.3% for one part and can reduce the cost by 57.9% for four parts. Therefore, ILP is more efficient for multiple part dicing. TLO achieves

Cases	# dies	Total volume	Max Vol.	Min Vol.	Die area(cm ²)	MCIS	MHIS	MVIS
Ind 1	12	330	40	25	1.13	19	32	36
Ind 2	14	275	25	6	1.36	19	15	50
Ind 3	24	775	67	25	1.82	56	280	200
Ind 4	31	755	30	8	1.62	242	450	1008
Ind 5	14	250	25	12	0.86	18	63	40
Ind 6	24	625	35	25	2.26	127	588	1080

Table 1: CMP testcase parameters.

Cases	# part	IASA		E-IASA		ILP		TLO	
		N_w	CPU(s)	N_w	CPU(s)	N_w	CPU(s)	N_w	CPU(s)
Ind 1	1	4	0.9	3	21.4	6	0.0	3	0.14
Ind 2	1	3	0.9	3	20.9	5	0.01	3	0.18
Ind 3	1	9	4.8	5	617	5	0.03	4	4.59
Ind 4	1	7	26.1	4	1631	8	0.03	4	73.6
Ind 5	1	2	1.9	2	15.5	4	0.0	2	0.21
Ind 6	1	13	13.2	6	2634	8	0.00	6	3.57
Total		38		23		36		22	
Red.(%)				39.5		5.3		42.1	
Ind 1	2	3	2.6	2.5	37.0	3	0.0	2	0.05
Ind 2	2	3	2.3	2	18.8	2.5	0.0	2	0.06
Ind 3	2	7	16.8	4.5	1485	3.5	0.01	3	3.98
Ind 4	2	5	76.9	3.5	3041	4	0.02	3.5	0.76
Ind 5	2	2	5.7	1.5	17.7	2	0.0	1.5	0.21
Ind 6	2	9	37.4	5	4457	5	0.02	5	0.04
Total		29		18.5		20		17	
Red.(%)		23.7		51.3		47.4		55.3	
Ind 1	4	2	6.5	1.75	31.4	1.75	0.01	1.5	0.02
Ind 2	4	2	6.3	1.75	29.9	2.25	0.0	1.5	0.02
Ind 3	4	7	44.8	3.75	2246	3	0.01	2.75	0.17
Ind 4	4	4	225	3	6176	3.25	0.03	2.75	0.72
Ind 5	4	1	13.6	1	17.9	1	0.0	1	0.01
Ind 6	4	9	91.6	4.75	10606	4.75	0.02	4.5	0.82
Total		25		16		16		14	
Red.(%)		34.2		57.9		57.9		63.2	

Table 2: Wafer dicing results for six testcases. IASA is the algorithm proposed in [10]; E-IASA is our extended IASA heuristic; ILP is the proposed integer linear programming approach; TLO refers to our two level optimization algorithm.

the best solution quality in a short time. TLO reduces the wafer cost by 63.2% for four parts.

To investigate the impact of volume requirement on all dicing methods, we multiply the volume requirement of each die by a coefficient. The coefficient is chosen from 0.5 to 16 for the testcase “Ind 3”. The results shown in Table 3 suggest that Extended IASA can achieve good results when the volume requirement is 0.5, but its performance degrades when the volume requirement increases. Extended IASA gives good results but needs prohibitively long runtime for large required volumes. The ILP solution can always find a solution very quickly. Its performance is not as good as TLO for small volume requirement. However, its performance is comparable to TLO for large volume requirement.

Wafer Shot-Map Definition. Our algorithm for the wafer shot-map definition problem is implemented in C++. We choose the number of grid points as 1×1 , 10×10 and 100×100 and use TLO as the dicing heuristic. We choose $\alpha = 1.2$ for 10×10 and $\alpha = 1.15$ for 100×100 . The wafer cost and runtime results are summarized in Table 4. The results show that the wafer cost can be reduced by 9.1% and 13.6% by using 10×10 and 100×100 grid at the expense of increased runtime.

Reticle Floorplanning. We implemented our hierarchical quadrisection floorplan algorithm in C++. The maximum reticle dimension is set as 2cm. After the placement, we use a fixed wafer shot-

map and TLO dicing method to generate the dicing plans for all the wafers. The reticle floorplan results are summarized in Table 5. Here “CMP” denotes the original industry floorplan used by CMP, “IASA+SA” is the SDP driven floorplanner used in [5] and HQ is our proposed hierarchical quadrisection floorplan algorithm. The results show that our proposed hierarchical quadrisection floorplan can save the wafer cost by 9.1%, 23.5% and 16.1% for one part, two parts and four parts compared with the original industry floorplan. On the other hand, “IASA+SA” increases the wafer cost by 18.2%, 14.7% and 17.8%, which indicates that “IASA+SA” is not a good choice for MDP on round wafers.

The final reticle floorplan and wafer dicing plans for the CMP testcase “Ind 2” are shown in Figure 6 and 7.

7. CONCLUSIONS AND FUTURE WORK

In this paper we proposed improved algorithms for multi-project reticle floorplanning, wafer shot-map definition, and wafer dicing. Experiments on industry testcases show that our methods outperform significantly previous methods in the literature as well as floorplans manually designed by experienced engineers. Our methods can also be extended to handle additional constraints such as die-alignment constraints imposed by the use of die-to-die mask inspection [9] by merging two copies of a die in a single “super-die”. In ongoing work we investigate the use of multiple die copies on

coeff	# part	IASA+SDP		IASA+MDP		ILP		TLO	
		N_w	CPU(s)	N_w	CPU(s)	N_w	CPU(s)	N_w	CPU(s)
0.5	1	5	4.8	3	141	5	0.01	3	2.92
1	1	9	4.8	5	617	5	0.01	4	4.59
2	1	17	4.8	8	3054	7	0.01	6	4.53
4	1	34	4.8	13	13796	12	0.01	11	0.53
8	1	68	4.8	23	74173	21	0.01	21	0.16
16	1	135	4.8	45	494657	41	0.01	40	1.73
0.5	2	4	16.8	2.5	256	2.5	0.00	2	3.83
1	2	7	16.8	4.5	1485	3.5	0.01	3	3.98
2	2	13	16.8	7	3187	6	0.0	5.5	0.29
4	2	25	16.8	13	24419	10.5	0.0	10	15.8
8	2	50	16.8	23.5	242752	20.5	0.0	20	1.38
16	2	100	16.8	–	–	40	0.01	39.5	2.26
0.5	4	4	44.8	2	406	1.5	0.01	1.5	0.01
1	4	7	44.8	3.75	2246	3	0.01	2.75	0.17
2	4	13	44.8	6	7978	5.25	0.0	5.25	0.0
4	4	25	44.8	11.5	51930	10.25	0.0	10.25	0.0
8	4	50	44.8	23.0	472487	20.25	0.0	20.25	0.0
16	4	100	44.8	–	–	40.5	0.0	40.25	3.17

Table 3: Wafer dicing results for the testcase “Ind 3” with different volume coefficient.




Figure 6: The reticle floorplan for testcase “Ind 2”.

the reticle and multi-layer reticles for further reductions in the manufacturing cost of given die production volumes.

8. REFERENCES

[1] M. Andersson, C. Levcopoulos and J. Gudmundsson, “Chips on Wafers”, *Proc. WADS (Workshop on Algorithms and Data Structures)*, August 2003.

[2] A. Balasinski, “Multi-layer and multi-product masks: cost reduction methodology”, *Proc. 24th BACUS Symp. on Photomask Technology*, Proc. SPIE, Vol 5567, 2004, pp. 351–359.

[3] S. Chen and E. C. Lynn, “Effective Placement of Chips on a Shuttle Mask”, *Proc. SPIE*, Vol 5130, 2003, pp. 681-688.

[4] B. Courtois, “Infrastructure for Wducation and Research: from National Initiatives to Worldwide Development”. Paper presented at




Figure 7: The wafer dicing plans for testcase “Ind 2”.

Tech. Univ. Darmstadt Infrastructure Overview, available at <http://vlsiil.engr.utk.edu/ece/msn/courtois.pdf>

[5] A. B. Kahng, I. I. Mandoiu, Q. Wang, X. Xu, and A. Zelikovsky, “MultiProject Reticle Floorplanning and Wafer Dicing”, *Proc. Intl. Symp. on Physical Design*, pp. 70-77, April 2004.

[6] A. B. Kahng and S. Reda, “Reticle Floorplanning With Guaranteed Yield for Multi-Project Wafers”, *Proc. International Conference On Computer Design*, pp. 106-110, October 2004.

[7] M. LaPedus, “The IC industry heading to the \$10 million photomask?”, *Semiconductor Business News*, Oct. 7, 2002, <http://www.siliconstrategies.com/story/OEG20021007S0053>

[8] R. D. Morse, “Multiproject Wafers: not just for million dollar mask sets”, *Proc. SPIE*, Vol 5043, 2003, pp. 100-113.

[9] G. Xu, R. Tian, D.F. Wong, and A. Reich, “Shuttle Mask Floorplanning”, *Proc. SPIE*, Vol 5256, pp. 185-194.

[10] G. Xu, R. Tian, D. Z. Pan and M. D. F. Wong “A Multi-objective Floorplanner for Shuttle Mask Optimization”, *Proc. SPIE*, Vol 5567, 2004, pp. 340-350.

[11] G. Xu, R. Tian, D. Z. Pan and M. D. F. Wong “CMP Aware Shuttle Mask Floorplanning”, *Proc. Asia South Pacific Design Automation Conference (ASPDAC)*, 2005.

[12] Curcuits Multi-Projects, <http://cmp.imag.fr>.

Cases	# part	1 × 1		10 × 10		100 × 100	
		N_w	CPU(s)	N_w	CPU(s)	N_w	CPU(s)
Ind 1	1	3	0.14	3	0.14	2	1534
Ind 2	1	3	0.18	2	8.3	2	1.15
Ind 3	1	4	4.59	4	4.6	4	4.6
Ind 4	1	4	73.6	4	73.7	4	73.7
Ind 5	1	2	0.21	2	0.3	2	0.3
Ind 6	1	6	3.57	5	200	5	343
Total		22		20		19	
Red.(%)				9.1		13.6	
Ind 1	2	2	0.05	2	0.1	2	0.1
Ind 2	2	2	0.06	2	0.1	2	0.06
Ind 3	2	3	3.98	3	3.97	3	3.95
Ind 4	2	3.5	0.76	3	4908	3	2915
Ind 5	2	1.5	0.21	1.5	0.3	1	1382
Ind 6	2	5	3.57	4	223	4	1001
Total		17		15.5		15	
Red.(%)				8.8		11.8	
Ind 1	4	1.5	0.02	1.5	0.1	1.25	641
Ind 2	4	1.5	0.02	1.25	0.5	1.25	4.62
Ind 3	4	2.75	0.17	2.75	0.16	2.5	55017
Ind 4	4	2.75	0.72	2.5	170	2.5	1456
Ind 5	4	1	0.01	1	0.01	0.75	1877
Ind 6	4	4.5	0.82	4	1250	4	5230
Total		14		13		12.25	
Red.(%)				7.1		12.5	

Table 4: Cost efficiency of wafer shot-map definition step for six industry testcases.

Cases	# part	CMP		IASA+SA			HQ		
		N_w	area	N_w	area	CPU(s)	N_w	area	CPU(s)
Ind 1	1	3	1.13	3	1.58	24.2	3	1.42	0.00
Ind 2	1	3	1.36	3	1.83	39.2	2	1.65	0.00
Ind 3	1	4	1.82	7	1.96	1031	4	2.26	0.01
Ind 4	1	4	1.62	5	2.72	2351	4	1.82	0.01
Ind 5	1	2	0.86	2	1.77	51.7	2	1.19	0.00
Ind 6	1	6	2.26	6	3.60	795	5	2.66	0.01
Total		22		26			20		
Red.(%)				-18.2			9.1		
Ind 1	2	2	1.13	2.5	1.58	24.2	1.5	1.42	0.00
Ind 2	2	2	1.36	2	1.83	39.2	1.5	1.65	0.00
Ind 3	2	3	1.82	4	1.96	1031	3	2.26	0.01
Ind 4	2	3.5	1.62	3.5	2.72	2351	2.5	1.82	0.01
Ind 5	2	1.5	0.86	1.5	1.77	51.7	1.5	1.19	0.00
Ind 6	2	5	2.26	6	3.60	795	3	2.66	0.01
Total		17		19.5			13		
Red.(%)				-14.7			23.5		
Ind 1	4	1.5	1.13	1.75	1.58	24.2	1.25	1.42	0.00
Ind 2	4	1.5	1.36	1.75	1.83	39.2	1.5	1.65	0.00
Ind 3	4	2.75	1.82	4	1.96	1031	2.75	2.26	0.01
Ind 4	4	2.75	1.62	3.25	2.72	2351	2.25	1.82	0.01
Ind 5	4	1	0.86	1.25	1.77	51.7	1	1.19	0.00
Ind 6	4	4.5	2.26	4.5	3.60	795	3	2.66	0.01
Total		14		16.5			11.75		
Red.(%)				-17.8			16.1		

Table 5: Reticle floorplan results for six industry testcases. CMP is the original industry floorplan used in CMP, “IASA+SA” is the SDP driven floorplanner used in [10] and HQ is our proposed hierarchical quadrisection floorplan algorithm.