

UC Irvine

ICS Technical Reports

Title

Exploring DCT implementations

Permalink

<https://escholarship.org/uc/item/4vt5t5w1>

Authors

Aggarwal, Gaurav
Gajski, Daniel D.

Publication Date

1998

Peer reviewed

SLBAR
Z
699
C3
no. 98-10

Exploring DCT Implementations

Gaurav Aggarwal
Daniel D. Gajski

Technical Report UCI-ICS-98-10
March, 1998

Department of Information and Computer Science
University of California, Irvine
Irvine, CA 92697-3425.
Phone: (714) 824-8059

gaurav@ics.uci.edu
gajski@ics.uci.edu

Abstract

The Discrete Cosine Transform (DCT) is used in the MPEG and JPEG compression standards. Thus, the DCT component has stringent timing requirements. The high performance which is required cannot be achieved by a sequential implementation of the algorithm. In this report, we explore different optimization techniques to improve the performance of the DCT. We discuss various pipelining options to further reduce the latency. We present a transformation of the algorithm that reduces the memory requirements and hence, reduces the cost of the implementation. We also describe RT-level implementations of the sequential, pipelined and memory optimized designs.

Notice: This Material
may be protected
by Copyright Law
(Title 17 U.S.C.)

Contents

1	Introduction	1
2	Specification of the DCT	1
2.1	Mathematical Specification	2
2.2	DCT in C	2
3	Design Space Explorations	3
3.1	RT-level Library Components	3
3.2	Sequential Design	3
3.3	Loop Unrolling	5
3.4	Chaining	8
3.5	Multicycling	8
4	Pipelining Alternatives	10
4.1	Process Pipelining	13
4.2	Loop Pipelining	13
4.3	Functional Unit Pipelining	15
4.4	Long pipe with both matrix multiplications	19
4.5	Pipelined Design with <i>Distributed</i> Controller	19
5	Memory Optimization	20
5.1	Loop and FU Pipelining	22
6	Comparison of optimization techniques	23
7	Conclusion	23
	References	24
A	Behavioral model of Sequential Design	25
B	Structural model of Sequential Design	28
B.1	VHDL code for datapath	29
B.2	VHDL code for Next State Logic	33
B.3	VHDL code for Output Logic	35
C	Test Bench for the DCT models	41
D	Behavioral model of Memory Optimized Design	43
E	Behavioral model of Pipelined Memory Optimized Design	46

List of Figures

1	ASM chart for sequential matrix multiplication	4
2	Design for sequential matrix multiplication	6
3	ASM chart for 2-unrolled matrix multiplication	7
4	Datapath for 2-unrolled matrix multiplication	9
5	Chaining <i>short</i> operations: (a) before chaining (b) after chaining	10
6	ASM chart for unrolled and chained matrix multiplication	11
7	ASM chart for unrolled, multicycled matrix multiplication	12
8	The two stages in process pipelining	13
9	Overview of process pipelined datapath	14
10	The stages in loop pipelining	14
11	Timing diagram for loop pipelining	14
15	The stages in functional unit pipelining	15
12	ASM chart for process pipelining	16
13	State Action Table for loop pipelining	17
14	Design for pipelined matrix multiplication	18
16	Timing diagram when both processes are started	20
17	One FSM for each pipelined stage	21
18	Memory Optimization: (a) Original algorithm (b) Memory optimized algorithm	22
19	The stages in loop and functional unit pipelined design	22
20	Timing diagram for pipelined memory optimized algorithm	23
21	Schematic of Sequential DCT	28
22	Schematic of Controller for Sequential DCT	28
23	Schematic of Datapath for Sequential DCT	29

List of Tables

1	Parameters for RTL components	3
2	Comparison of optimization techniques	23

Exploring DCT Implementations

Gaurav Aggarwal

Daniel D. Gajski

Department of Information and Computer Science

University of California, Irvine

Irvine, CA 92697-3425.

Phone: (714) 824-8059

Abstract

The Discrete Cosine Transform (DCT) is used in the MPEG and JPEG compression standards. Thus, the DCT component has stringent timing requirements. The high performance which is required cannot be achieved by a sequential implementation of the algorithm. In this report, we explore different optimization techniques to improve the performance of the DCT. We discuss various pipelining options to further reduce the latency. We present a transformation of the algorithm that reduces the memory requirements and hence, reduces the cost of the implementation. We also describe RT-level implementations of the sequential, pipelined and memory optimized designs.

1 Introduction

In recent years, a considerable amount of research has focussed on image compression. Compression plays a significant role in image/signal processing and transmission. Discrete Cosine Transform (DCT) is a type of transform coding that has a better compressional capability for reducing bit-rate as compared to other techniques like predictive or transform coding [1]. DCT is part of the JPEG (Joint Photographic Expert Group) and the MPEG (Motion Picture Expert Group) compression standards. Recently, DCT has been proposed as a component in the HDTV (high-definition television) standard that might replace the NTSC [2].

There are strict requirements on the performance of the DCT and the IDCT (Inverse Discrete Cosine Transform) components since they are part of the JPEG and MPEG encoders/decoders. The timing constraint on the DCT component can be computed

from the MPEG standard [3]. Each picture in the MPEG standard consists of 720×480 pixels which implies that there are 1350 macroblocks/picture since each block is 16×16 pixels of the display. The picture rate is 30 frames/sec and hence, the MPEG decoder must process 40500 macroblocks/sec. Each macroblock consists of four 8×8 illuminance blocks and two 8×8 chrominance blocks. Thus, the rate is $40500 \times 6 = 243000$ blocks/sec. This translates into a timing constraint of 4115.22 ns/block. To be on the safe side, we impose a timing constraint of 4100 ns/block on our implementations for the DCT component.

The report is organized as follows. The *formal specification* of the DCT algorithm and a software implementation in C is given in Section 2. The sequential hardware implementation and optimizations like *loop unrolling*, *chaining* and *multicycling* are described in Section 3. The different *pipelining* options are discussed in Section 4. We then present a *memory optimized* algorithm and the pipelined version of this algorithm in Section 5. We compare the different optimization and pipelining techniques in Section 6. We finally conclude our exploratory study in Section 7.

2 Specification of the DCT

The generic problem of compression is to minimize the bit rate of the digital representation of signals like an image, a video stream or an audio signal. Many applications benefit when signals are available in the compressed form. Discrete Cosine Transform (DCT) is a way of transforming the signal from spatial domain to frequency domain which can then be compressed using some algorithm like run-length encoding [5]. The details of its use as a *lossy compression* algorithm are

given in [1, 4].

In this section, we discuss the fundamentals of the Discrete Cosine Transform and give the formal definition of the algorithm. In Section 2.1 we give the mathematics and show how the algorithm can be decomposed into two matrix multiplications. This is followed by the C source code to compute the DCT in Section 2.2.

2.1 Mathematical Specification

As discussed above, DCT is a function that converts a signal from the spatial domain to the frequency domain. In this report, we primarily look at the two-dimensional transform that takes an image that has been digitized into pixels as its input. Most of the theory and implementation remains the same when it is used with other signals such as audio.

The formal specification of the 2-D DCT operation is as follows [4].

$$F_{uv} = \frac{c(m)c(n)}{4} \sum_{m=0}^{N-1} \sum_{n=0}^{N-1} \left[f_{mn} \cos \frac{(2m+1)u\pi}{2N} \cos \frac{(2n+1)v\pi}{2N} \right]$$

where:

u, v = discrete frequency variables such that $(0 \leq u, v \leq N-1)$

f_{mn} = gray level of pixel at (m, n) in the $N \times N$ image $(0 \leq m, n \leq N-1)$

F_{uv} = coefficient of point (u, v) in spatial frequency domain

$c(0) = 1/\sqrt{2}$ and $c(m) = 1$ for $m \neq 0$.

In typical designs (like the MPEG standard), the image is sub-divided into 8×8 blocks of pixels. We also use a value of $N = 8$ in this example. Furthermore, let *CosBlock* be a 8×8 matrix defined by

$$CosBlock_{un} = round(factor * (\frac{1}{8} \cos \frac{(2n+1)u\pi}{16}))$$

An important property of the cosine transform is that the two summations are separable. Thus, it can be shown that

$$OutBlock = CosBlock \times InBlock \times CosBlock^T$$

where *InBlock* is the input 8×8 block of image, f . *OutBlock* is the output matrix in the frequency domain F and *CosBlock* is defined above. The DCT

can, thus, be modeled as two 8×8 matrix multiplications. These matrix multiplications (MM) can be serialized in time.

$$TempBlock = InBlock \times CosBlock^T \quad (MM1)$$

$$OutBlock = CosBlock \times TempBlock \quad (MM2)$$

The DCT transformation can then be modeled as two processes. The first process completes the first matrix multiplication and generates the 8×8 *TempBlock* matrix. The results of this matrix multiplication is then used by the second process that generates the final output matrix, *OutBlock*. Both processes have an internal copy of the *CosBlock* matrix.

2.2 DCT in C

DCT can be computed in software by doing two matrix multiplications. The code to compute the DCT in C is given below. The incoming image, *InBlock*, is an 8×8 array of integers and the DCT is in the frequency domain, *OutBlock*, again is an 8×8 array.

```

1  int  CosBlock[8][8];
2
3  void MatrixMult (int a[][8], int b[][8],
4                  int c[][8]) {
5      register int  i, j, k;
6
7      for (i=0; i<8; i++)
8          for (j=0; j<8; j++) {
9              c[i][j] = 0;
10             for (k=0; k<8; k++)
11                 c[i][j] += a[i][k] * b[k][j];
12         }
13 }
14
15 void Transpose (int a[][8], int b[][8]) {
16     register int  i, j;
17
18     for (i=0; i<8; i++)
19         for (j=0; j<8; j++)
20             b[j][i] = a[i][j];
21 }
22
23 void DCT (int InBlock[][8],
24           int OutBlock[][8]) {
25     int  TempBlock[8][8], CosTrans[8][8];
26     Transpose(CosBlock, CosTrans);
27
28     /* TempBlock = InBlock * CosBlock^T */
29     MatrixMult(InBlock, CosTrans, TempBlock);
30
31     /* OutBlock = CosBlock * TempBlock */
32     MatrixMult(CosBlock, TempBlock, OutBlock);
33 }

```

Each matrix multiplication is a triple-nested loop. First the transpose of the CosBlock matrix is calculated and then the InBlock is multiplied with this transpose. The CosBlock is then multiplied with the result of the first multiplication. The code is obviously sub-optimal and several optimizations are possible. However, it has been used here to provide an unambiguous and simple definition to the DCT problem.

3 Design Space Explorations

The DCT component can be designed in a large number of ways. Each design incurs varying performance in terms of area and delay. In this report, we explore some of the options and discuss some common optimizations that can be used to speed up the design without incurring large area penalties.

We first tabulate the speed and cost parameters for component from our RT-level library in Section 3.1. We start the design exploration with a *sequential* design in Section 3.2. We then discuss some optimizations beginning with *loop unrolling* in Section 3.3 followed by *chaining* in Section 3.4. Then in Section 3.5 we describe multicycling.

3.1 RT-level Library Components

During our design exploration for the DCT we will implement the algorithm using register transfer level (RTL) components like registers, counters, adders, multipliers, multiplexers and so forth. These components are taken from a RTL library that maps these components to their gate level equivalents. The library also stores the delay and cost parameters associated with each component. The delay parameter is the critical path (in ns) of the component. The cost parameter is the area cost in number of transistors required for the component.

We list the components used for implementing the different designs in Table 1. This library is described in [6]. However, we have scaled down the delays of all components by a factor of 10 since technology improvements have increased the speed of gates [7]. The delay of an inverter is now 0.1 ns compared to 1 ns used by the library of [6]. The delay in the second column gives the worst case delay from input to output for a single signal change. The delay of pipelined components is represented by the delay of the longest

Table 1: Parameters for RTL components

<i>Component</i>	<i>Delay in ns</i>	<i>Cost in trans</i>
16 bit selector	0.4	224
32 bit selector	0.4	448
16 bit CLA adder	2.1	1074
32 bit CLA adder	2.9	2148
8 bit multiplier	5.6	3562
8 bit multiplier 2 stage pipe	3.5	4210
8 bit multiplier 4 stage pipe	2.7	5218
16 bit multiplier	8.8	11220
16 bit multiplier 2 stage pipe	5.4	12624
16 bit multiplier 4 stage pipe	3.5	15036
8 bit register	0.4	256
9 bit register	0.4	272
16 bit register	0.4	512
9 bit counter	2.5	414
64×16 RAM	3.5	6144
64×8 ROM	3.5	2048

stage. The delay of storage components is the average of read and write times. The third column gives the number of transistors required to implement each component. These numbers are based upon the cost incurred by the basic gates (nand, nor and inverter) as discussed in [6]. This RTL library will be used to determine the performance of the various designs discussed in following sections.

3.2 Sequential Design

The DCT can be implemented as a sequential design in which only one operation is done during each clock cycle. This design is the slowest since there is no concurrency in execution of operations. However, this design is a good starting point for exploring different design alternatives. It is naturally developed from the software specification and has a simple controller.

As pointed out before the DCT consist of two matrix multiplications which are computationally identical. The sequential design does not attempt to do these matrix multiplications together. Thus, we discuss only one of matrix multiplication with the understanding that both the multiplications are done in the same manner. The Algorithmic State Machine (ASM)




Figure 1: ASM chart for sequential matrix multiplication

chart [8] for an 8×8 sequential matrix multiplication is shown in Figure 1.

Sequential matrix multiplication can be implemented using RT-level components as shown in Figure 2. This design implements a single matrix multiplication and can be extended for implementing the actual DCT algorithm which consists of two serialized matrix multiplications.

A behavioral model of the sequential design in VHDL is given in Appendix A. The test bench for verifying the design is given in Appendix C. The structural model of DCT is comprised of a controller and a datapath. The schematics and VHDL model are given in Appendix B. Note that Figure 23 in Appendix B gives the complete datapath while Figure 2 only describes a single matrix multiplication. However, the basic datapath remains the same. The complete DCT datapath has an extra memory, and the input to the A register comes from a multiplexer since the source is InBlock memory during the first matrix multiplication and TempBlock memory during the second matrix multiplication. Furthermore, Figure 2 includes the controller while Figure 23 in the Appendix does not include the controller. Figure 2 is used as an example and for calculating the hardware costs of the design.

The ASM chart for the sequential matrix multiplication design can be partitioned into 4 states. Each state corresponds to a clock cycle. The clock period is, then, determined by the maximum delay in any of the states. Thus, from our RT-level component library, we can determine that the required clock period will be $8.8 + 0.4 = 9.2\text{ns}$ (as determined by the slowest state that has the multiplier). This leads us to calculate the time required for the entire DCT computation as follows. Note that each loop has 512 iterations and hence the total number of iterations is $512 \times 2 = 1024$.

```
# states      = 4
clock period  = 9.2 ns
# iterations  = 1024
Latency      = #states × clock × #iterations
              = 4 × 9.2 × 1024 = 37683.2 ns
```

The cost of the design in terms of transistors can be calculated using the cost values of the RTL components from Table 1. The cost of the datapath components is as follows: CosBlock=2048, A=512, B=512, multiplier=11220, P=1024, Sum=1024, adder=2148, selector=448,

TempBlock=6144, counter=414. Thus, the total is 25494 transistors. We do not include the storage requirements for the InBlock and OutBlock matrices. These matrices are the input and output of the DCT component and may be accessed using RAMs or FIFOs in sequential or burst modes. The controller has a 4 bit register (128), a decoder (168) and some gates (102). The total is 398 transistors. Thus, the design is clearly data-dominated since there is an order of magnitude difference between the number of transistors required for the datapath and the number for controller. We, therefore, ignore the controller cost from consideration. Hence, the cost of the sequential design is $25494 \approx 25\text{K}$ transistors (since the transistor cost is not exact, and we are interested only in comparing designs, we round off the cost to 1000 transistors).

It takes 37683.2 ns for the sequential design to compute the DCT for an 8×8 input image block. This design is obviously too slow. We next explore different optimizations techniques to reduce the latency of the design.

3.3 Loop Unrolling

A design often spends most of the computation inside a loop. Such designs can typically be speeded up by *unrolling* the loop n of times. This implies that the loop is modified so that n iterations in the loop of the original design are now done in 1 iteration of the loop. Thus, the total number of iterations in the loop of the design go down by $\frac{1}{n}$ (with appropriate boundary conditions). The obvious requirement for unrolling the loop is availability of n times the hardware since the n iterations which were done sequentially in the original loop are now done concurrently.

Consider unrolling the inner-most loop of the sequential matrix multiplication by 2. The ASM chart for *2-unrolled* is shown in Figure 3. Two values each from the A and the B matrices ($A[i][k]$, $A[i][k+1]$ and $B[k][j]$, $B[k+1][j]$ respectively) are read concurrently. In the next clock cycle, $A[i][k]$ is multiplied by $B[k][j]$ and $A[i][k+1]$ by $B[k+1][j]$ concurrently. It is clear from the ASM chart that each iteration of the loop does double the computation and the number of iterations is reduced by half since count is incremented by 2.

The effect of unrolling the loop is an increase in the hardware requirements. Twice the number of registers, multipliers and adders are required. If the loop




Figure 2: Design for sequential matrix multiplication




Figure 3: ASM chart for 2-unrolled matrix multiplication

includes memory accesses (as is the case here), unrolling a loop will also increase the bandwidth requirements for the memory and multi-port memories will have to be used. The datapath for a 2-unrolled matrix multiplication design is shown in Figure 4. The hardware requirements for the loop unrolled implementation increases as shown in the figure. A dual-port memory is required to read two data values in the same clock cycle. In addition, two multipliers, two adders and four registers are required. Consequently, the hardware cost increases, as evaluated below.

The number of states in the loop increase to 5 compared to 4 in the sequential non-optimized design, as shown in the ASM chart of Figure 3. However, the number of iterations required is reduced by half. Thus, each matrix multiplication requires 256 iterations instead of 512. The total number of iterations for DCT is then, $256 \times 2 = 512$. The clock period is the same as that for the sequential design. It is $8.8 + 0.4 = 9.2$ ns (determined by the slowest state that has the multiplier). The latency of the design can then be computed as follows.

$$\begin{aligned} \# \text{ states} &= 5 \\ \text{clock period} &= 9.2 \text{ ns} \\ \# \text{ iterations} &= 512 \\ \text{Latency} &= \# \text{states} \times \text{clock} \times \# \text{iterations} \\ &= 5 \times 9.2 \times 512 = 23552 \text{ ns} \end{aligned}$$

The additional cost of the 2-unrolled design can be computed as follows: dual-port RAM=8092-6144, A2=512, B2=512, multiplier=11220, P2=1024, adder=2148, Sum1=1024. Thus, the total cost for the 2-unrolled design is $43882 \approx 44$ K transistors.

3.4 Chaining

It is almost never the case that the delays of states in a design be identical. The delays are, most often, not even nearly equal. However, the clock period is equal to the worst register-to-register delay. The worst register-to-register delay path goes through the slowest functional unit and hence, other faster functional units use only a part of the clock period and are idle for the remaining. This clearly slows down the design and is inefficient since some units sit idle.

A common technique to reduce this wastage is *chaining* of two or more functional units. Consecutive states with functional units whose total delay is comparable to the maximum delay (the clock period)

can be combined together into one state. This has the effect of reducing the number of states in the loop and hence, improving performance. It is not necessary to keep the clock period same. It may be possible to chain states even if the cumulative delay is more than the original clock period if this still leads to a net improvement in the performance which is determined by both the number of states and the clock period (Latency = #states \times clock \times #iterations).

The basic idea behind chaining is shown in Figure 5. The multiplier in Figure 5(a) is the slowest component. States S3 and S4 take much less time and are idle for a part of the clock duration since the delay of an adder is less than that of a multiplier. The two states can be chained into one state as shown in Figure 5(b). The number of states decreases by one and the register between the two states is removed. The controller is also modified. The net effect is an improvement in the performance.

Chaining can be done in the 2-unrolled design from Section 3.3. The ASM chart for the *unrolled* and *chained* design is shown in Figure 6. The number of states is reduced from 5 in the only-unrolled design to 4 because of chaining. The clock cycle remains 9.2 ns since two additions and selection can be done within this time period. The ASM chart is for a single matrix multiplication. The latency of a DCT component that is 2-unrolled and chained can be computed as follows. Note that each loop has 256 iterations and hence the total number of iterations is $256 \times 2 = 512$.

$$\begin{aligned} \# \text{ states} &= 4 \\ \text{clock period} &= 9.2 \text{ ns} \\ \# \text{ iterations} &= 512 \\ \text{Latency} &= \# \text{states} \times \text{clock} \times \# \text{iterations} \\ &= 4 \times 9.2 \times 512 = 18841.6 \text{ ns} \end{aligned}$$

Chaining only reduces a single register (1024 transistors) from the design. Hence, it does not reduce the cost by a large margin. The cost for the 2-unrolled chained design is consequently 41K transistors.

3.5 Multicycling

In the previous section, we discussed how operation may be chained so as to reduce the number of states in the iteration loop if the delays of the states are not nearly equal. Another possible alternative is to split the longer state into 2 or more states. This is called *multicycling* because the operation now takes multiple




Figure 4: Datapath for 2-unrolled matrix multiplication




Figure 5: Chaining *short* operations: (a) before chaining (b) after chaining

clock cycles to complete. Even though the number of states increases as a result of multicycling, there can still be an advantage due to the decrease in the clock period.

Multicycling is useful because it decreases the clock rate which may be based on other system parameters. It can be used together with loop unrolling and chaining. Multicycling may be useful even when it does not lead to a large reduction in the clock period if the number of states is large. This is because the increase in number of states is more than offset by even the small reduction in the clock period.

The ASM chart for an unrolled, multicycled design is shown in Figure 7. The multiplier has been multicycled into 2 states S2 and S3 since multiplication the slowest operation. Note that multicycling does not require a change in the datapath of the design. Only the controller needs to be modified. An extra state is added in the controller and the output of the multiplier is latched one clock cycle later. Thus, the design can be operated at a clock period of 4.6 ns ($= 9.2 \div 2$) since the multiplier gets two cycles for completion. This leads us to compute the overall latency of the DCT design as follows. Note that each loop has 256 iterations and hence the total number of iterations is $256 \times 2 = 512$.

$$\begin{aligned}
 \# \text{ states} &= 6 \\
 \text{clock period} &= 4.6 \text{ ns} \\
 \# \text{ iterations} &= 512 \\
 \text{Latency} &= \# \text{states} \times \text{clock} \times \# \text{iterations} \\
 &= 6 \times 4.6 \times 512 = 14131.2 \text{ ns}
 \end{aligned}$$

The cost of the multicycled design remains the same as that for a 2-unrolled design, i.e., 42K transistors.

4 Pipelining Alternatives

In the previous sections, we optimized the design by techniques such as *loop unrolling*, *chaining* and *multicycling*. This improved the performance of the DCT design. Further improvement is possible using the standard technique of *pipelining*. In the following sections, we try to improve the performance by pipelining the DCT core which consists of the two matrix multiplications as given in lines 59–110 of Appendix A.

There can be different levels of pipelining. We describe process pipelining in Section 4.1. We then look at loop pipelining in Section 4.2 and functional unit pipelining in Section 4.3. In Section 4.4 we describe a design in which the second matrix multiplication is started before the first one is completed. Finally, in Section 4.5




Figure 6: ASM chart for unrolled and chained matrix multiplication




Figure 7: ASM chart for unrolled, multicycled matrix multiplication

we present a complete design using a “distributed controller” model.

4.1 Process Pipelining

The DCT algorithm consists of two matrix multiplications serialized in time. In the sequential algorithm computation of the DCT on a new image block starts only after both matrix multiplications have been completed. Only one of the processes is active at a time. However, both processes can be made to operate concurrently on different sets of data. The first process performs the first matrix multiplication and generates the TempBlock matrix. The second process uses this TempBlock and performs the second matrix multiplication. Concurrently with this, the first process starts computing on a new image block. The two processes are called the *pipeline stages* as shown in Figure 8.

```

for i in 0 to 7 loop
  for j in 0 to 7 loop
    for k in 0 to 7 loop
      A := In(i, k); B := Cos(j, k);
      P := A * B;
      if (k=0) then
        Sum := P;
      else
        Sum := Sum + P;
      end if;
      if (k=7) then
        Temp(i, j) := Sum;
      end if;
    end loop;
  end loop;
end loop;

```

Stage 1

```

for i in 0 to 7 loop
  for j in 0 to 7 loop
    for k in 0 to 7 loop
      A := Temp(k, j); B := Cos(i, k);
      P := A * B;
      if (k=0) then
        Sum := P;
      else
        Sum := Sum + P;
      end if;
      if (k=7) then
        Out(i, j) := Sum;
      end if;
    end loop;
  end loop;
end loop;

```

Stage 2

Figure 8: The two stages in process pipelining

Process pipelining requires that both stages (the two processes) are active together. Thus, same hardware resources may not be used for both matrix multiplications. The design consequently requires twice the number of multipliers, adders, registers and selector logic. In addition, two memories are required for storing the TempBlock matrix as shown in Figure 9. In one iteration of DCT computation, stage 1 writes into RAM 1 and stage 2 reads from RAM 2. In the next iteration, the memories are switched and stage 1 writes into RAM 2 while stage 2 reads from RAM 1.

The throughput of the process pipelined design is half that of the the non-pipelined sequential design, i.e., 18841.6 ns. The cost of the design increases as suggested by Figure 9. The cost is 50K transistors since the entire sequential design is duplicated.

4.2 Loop Pipelining

Process pipelining was able to improve the performance but incurred a large hardware cost since it requires double the number of functional units and two memories. An alternative is to pipeline the loop itself. In the sequential design, an iteration of the loop begins after the previous finishes. Only state in the loop is active at a time and the others are idle. The loop can be pipelined by starting an iteration of the loop every clock. The states of the loop are now called **stages**. Registers latch the intermediate results between the stages. Such a loop pipelined design is shown in Figure 10.

Loop pipelining incurs very little additional cost. Since the two matrix multiplications are serialized in time, same hardware resources may be used for both loops and thus, hardware does not have to be doubled as was the case in process pipelining. All stages are not active from the start. In the first clock cycle, only the first stage is active. In the next, the first two stages are active; the first stage works on data set 1 while the second stage works on previous data set 0. This continues till all the four stages become active. This is *pipeline filling* and the pipeline is *flushed* similarly as shown in Figure 11.

It is difficult to describe a pipelining using the original ASM chart. The Extended ASM chart shows only the state in which all pipeline stages are active. The filling and flushing states are not shown in the ASM chart but they shall be executed. An Extended ASM chart for the loop pipelined design is shown in Fig-




Figure 9: Overview of process pipelined datapath

```

for i in 0 to 7 loop
  for j in 0 to 7 loop
    for k in 0 to 7 loop
      A := In(i, k); B := Cos(j, k); Stage 1
      P := A * B; Stage 2
      if (k=0) then
        Sum := P;
      else
        Sum := Sum + P;
      end if; Stage 3
      if (k=7) then
        Temp(i, j) := Sum; Stage 4
      end if;
    end loop;
  end loop;
end loop;

for i in 0 to 7 loop
  for j in 0 to 7 loop
    for k in 0 to 7 loop
      A := Temp(k, j); B := Cos(i, k); Stage 1
      P := A * B; Stage 2
      if (k=0) then
        Sum := P;
      else
        Sum := Sum + P;
      end if; Stage 3
      if (k=7) then
        Out(i, j) := Sum; Stage 4
      end if;
    end loop;
  end loop;
end loop;

```

Figure 10: The stages in loop pipelining

Clock Cycles →	1	2	3	4	5	...	511	512	513	514	515	516	...	1029	1030								
Stage1 (A=In[i][k]; B=Cos[j][k])	0	1	2	3	4	...	510	511															
Stage2 (P=AxB)		0	1	2	3	...	509	510	511														
Stage3 (Sum=Sum+P)			0	1	2	...		509	510	511													
Stage4 (Temp[i][j]=Sum)				0	1		509	510	511												
Stage1 (A=Cos[i][k]; B=Temp[k][j])												0	1	2	3	4	...	510	511				
Stage2 (P=AxB)													0	1	2	3	...	509	510	511			
Stage3 (Sum=Sum+P)														0	1	2	...		509	510	511		
Stage4 (Out[i][j]=Sum)															0	1		509	510	511	

Figure 11: Timing diagram for loop pipelining

ure 12. Thus, the assumption is that in the first clock cycle, Stage 1 will be executed, in the next clock cycle, Stage 1 and 2 will be executed and so forth. In order words, filling and flushing are implicit in the Extended ASM chart.

The pipeline can also be described using a State Action Table (SAT) [8]. A SAT can be used to describe the filling and flushing states also, as shown in Figure 13. The SAT can be used for implementing the controller of the loop pipelined design as shown in Figure 14. Each stage works on a different set of data and hence, four counters are required. Comparison with Figure 2 shows that there is very little extra hardware cost. The controller has more number of states and three extra counters are required.

The timing diagram lets us compute the performance of the pipelined design as follows. Each loop requires 3 cycles for filling the pipelining and 3 for flushing the pipelining. All states are active for 509 cycles. Thus, each loop takes $3 + 509 + 3 = 515$ clock cycles. The clock period remains the same at 9.2 ns.

```
# states      = 1
clock period  = 9.2 ns
# iterations  = 515 + 515
Performance   = #states × clock × #iterations
               = 1 × 9.2 × 1030 = 9476 ns
```

The loop pipelined design incurs an extra cost because of the registers for the counter as shown in Figure 14. Each register costs 272 transistors from Table 1. Thus, the cost of the loop pipelined design is 26K transistors.

4.3 Functional Unit Pipelining

Some functional units may be much slower than the other components in a design. In such cases, it might be possible to improve the performance by pipelining the functional unit. In the DCT design, the multiplier is the slowest functional unit and can be pipelined. The pipelined multiplier is divided into 4 stages and a new data set can be instantiated every clock cycle. The latency of the multiplier essentially remains the same (it may increase because of the partition and the intermediate latches) but the throughput increases. A faster clock can be used because each stage is shorter than the complete multiplier. The stages with a pipelined multiplier are shown in Figure 15.




Figure 15: The stages in functional unit pipelining

It is important to note that functional unit pipelining requires availability of pipelined functional units in the RTL-library. The other optimizations were done using existing RTL components. Functional unit pipelining also requires availability of data every *data introduction interval* of the unit. Thus, there must be enough computations that can be done using the pipelined functional unit. If this is not possible, then the design may be loop pipelined. In our case, there




Figure 12: ASM chart for process pipelining

PRESENT STATE	NEXT STATE		CONTROL AND DATAPATH ACTIONS
	CONDITION, STATE		CONTROL, ACTIONS
S0 (000)	$\left[\begin{array}{l} \text{Start}=0, \\ \text{Start}=1, \end{array} \right.$	S0 000	$\left[\begin{array}{l} \text{count0}=0 \\ \text{done}=0 \end{array} \right.$
		S1 001	
S1 (001)		S2 010	$\left[\begin{array}{l} A=a[i0][k0] \\ B=b[k0][j0] \\ \text{count1}=\text{count0} \\ \text{count0}=\text{count0}+1 \end{array} \right.$
S2 (010)		S3 011	$\left[\begin{array}{l} P=A*B \\ \text{count2}=\text{count1} \\ \text{A}=a[i0][k0] \\ \text{B}=b[k0][j0] \\ \text{count1}=\text{count0} \\ \text{count0}=\text{count0}+1 \end{array} \right.$
S3 (011)		S4 100	$\left[\begin{array}{l} k2=0, \\ k2 \neq 0, \\ \text{Sum}=P \\ \text{Sum}=\text{Sum}+P \\ \text{count3}=\text{count2} \\ \text{P}=A*B \\ \text{count2}=\text{count1} \\ \text{A}=a[i0][k0] \\ \text{B}=b[k0][j0] \\ \text{count1}=\text{count0} \\ \text{count0}=\text{count0}+1 \end{array} \right.$
S4 (100)	$\left[\begin{array}{l} \text{count0} \neq 511, \\ \text{count0}=511, \end{array} \right.$	S4 100	$\left[\begin{array}{l} k3=7, \\ k2=0, \\ k2 \neq 0, \\ c[i3][j3]=\text{Sum} \\ \text{Sum}=P \\ \text{Sum}=\text{Sum}+P \\ \text{count3}=\text{count2} \\ \text{P}=A*B \\ \text{count2}=\text{count1} \\ \text{A}=a[i0][k0] \\ \text{B}=b[k0][j0] \\ \text{count1}=\text{count0} \\ \text{count0}=\text{count0}+1 \end{array} \right.$
		S5 101	
S5 (101)		S6 110	$\left[\begin{array}{l} k3=7, \\ k2=0, \\ k2 \neq 0, \\ c[i3][j3]=\text{Sum} \\ \text{Sum}=P \\ \text{Sum}=\text{Sum}+P \\ \text{count3}=\text{count2} \\ \text{P}=A*B \\ \text{count2}=\text{count1} \end{array} \right.$
S6 (110)		S7 111	$\left[\begin{array}{l} k3=7, \\ k2=0, \\ k2 \neq 0, \\ c[i3][j3]=\text{Sum} \\ \text{Sum}=P \\ \text{Sum}=\text{Sum}+P \\ \text{count3}=\text{count2} \end{array} \right.$
S7 (111)		S0 000	$\left[\begin{array}{l} k3=7, \\ c[i3][j3]=\text{Sum} \\ \text{done}=1 \end{array} \right.$

D0 = (Start AND S0) OR S2 OR ((count0=511) AND S4) OR S7

D1 = S1 OR S2 OR S5 OR S6

D2 = S3 OR S4 OR S6 OR S7

Figure 13: State Action Table for loop pipelining




Figure 14: Design for pipelined matrix multiplication

is only multiplication in the loop and hence, we need to pipeline the loop also.

The pipe for each matrix multiplication now consists of 7 stages as shown in Figure 15. The delay of a multiplier with 4 stages is 3.5 ns from Table 1. Thus, the clock period is $3.5+0.4=3.9$ ns. Each loop requires 6 cycles for filling the pipelining and 6 for flushing the pipelining. All states are active for 506 cycles. Thus, each loop takes $6 + 506 + 6 = 518$ clock cycles.

$$\begin{aligned} \# \text{ states} &= 1 \\ \text{clock period} &= 3.9 \text{ ns} \\ \# \text{ iterations} &= 518 + 518 \\ \text{Performance} &= \# \text{states} \times \text{clock} \times \# \text{iterations} \\ &= 1 \times 3.9 \times 1036 = 4040.4 \text{ ns} \end{aligned}$$

The pipelined multiplier is more costly than the non-pipelined multiplier. It uses 15036 transistors as opposed to 11220 transistors used by the non-pipelined multiplier. Thus, the net cost of the design is 30K transistors.

4.4 Long pipe with both matrix multiplications

In all the previous examples, the second matrix multiplication was started after the first matrix multiplication was completed. Even though both the matrix multiplications were performed concurrently in the process pipelined design, yet they operated on different image blocks. The first process generated the entire TempBlock matrix and the second process then performed the second matrix multiplication on this matrix. However, both multiplications can be started together, if the two matrix multiplications are reversed.

In the current algorithm, the second process reads the TempBlock matrix in a *column-wise* manner while the first process generates the matrix in a *row-wise* manner. Thus, we can change the order of matrix multiplications as follows.

$$\text{TempBlock} = \text{CosBlock} \times \text{InBlock} \quad (\text{MM1})$$

$$\text{OutBlock} = \text{TempBlock} \times \text{CosBlock}^T \quad (\text{MM2})$$

It takes 64 iterations of the first multiplication loop to generate a row (8 values) of the TempBlock matrix and it takes 64 iterations of the second matrix multiplication to consume a row of the TempBlock matrix.

Thus, the second process can be started after the first process completes 64 iterations. In this way, both the processes will be active concurrently. Each process can, in addition, be loop pipelined since it does not incur additional costs. With these changes, the DCT design consists of a long pipe whose timing diagram is shown in Figure 16.

The timing diagram lets us compute the performance of the pipelined design. The first loop requires 3 cycles for filling the pipelining. The second matrix multiplication is started after the first 64 iterations are complete. It then takes 512+3 more clock cycles to finish the DCT. Thus, the total number of clock cycles required is $3 + 64 + 512 + 3 = 582$.

$$\begin{aligned} \# \text{ states} &= 1 \\ \text{clock period} &= 9.2 \text{ ns} \\ \# \text{ iterations} &= 582 \\ \text{Latency} &= \# \text{states} \times \text{clock} \times \# \text{iterations} \\ &= 1 \times 9.2 \times 582 = 5354.4 \text{ ns} \end{aligned}$$

The cost of the design increases since both the loops are active at the same time. Thus, the datapath is doubled as compared to just loop pipelining (Section 4.2). The total cost is then 52K transistors.

4.5 Pipelined Design with *Distributed* Controller

A typical hardware design consists of a datapath and a controller as shown in the design for a sequential design in Figure 2. However, the number of states in the state transition function of a pipelined design is large because of the filling-up and flushing of the pipeline stages. Thus, the FSM inside the controller gets unwieldy and large as in the design for the loop pipelined design, shown in Figure 14. We next present a design that uses a *distributed* model for the controller which results in a much simpler design.

The controller design complexity can be reduced by having a separate controller for each pipeline stage. Since each controller controls just one pipeline stage, it is only 1-bit wide and can be implemented using a *D flip-flop* or an *SR latch*. A stage is active and computes whenever the corresponding flip-flop is *set*. The 1-bit single state controllers are themselves connected as shown in the schematic in Figure 17.

Initially, all the flip flops are *reset*. Computation starts by loading '1' into the flip flop for Stage 0.




Figure 16: Timing diagram when both processes are started

Then every clock, this '1' token is passed to the next flip flop. Every clock one more pipeline stage becomes active. This is the filling up of pipeline. When the computation is over, the SR latch is reset. This '0' token is then passed to the next stages and they stop computing progressively. This is the flushing of the pipeline.

A distributed control design requires a flip flop for each pipeline stage. Thus, a minimum of n flip flops are required if there are n stages in the pipeline. A single controller will need $\lceil \log_2 k \rceil$ flip flops where k is the number of states. In a pipe with n stages, there would be $n - 1$ states for pipeline filling, 1 for the full pipe and $n - 1$ for pipeline flushing. Therefore, the total number of states, $k = n - 1 + 1 + n - 1 = 2n - 1$. The distributed controller design, thus, uses less number of flip flops, has minimal next state logic as shown in Figure 17 and is simpler to design. In such a design, each pipeline stage can be modeled as a Finite State Machine with a Datapath (FSMD) [8].

5 Memory Optimization

In the previous sections, we did explorations using the algorithm presented in Section 2.1. This algorithm performs a matrix multiplication on InBlock and CosBlock and generates the 8×8 TempBlock matrix. This TempBlock matrix is used for the second matrix multiplication. However, in most signal processing applications like video and speech processing, memory occupies more than 50% of the chip area [9]. In these type of applications, the chip area can be reduced more effectively with memory optimizations than with just datapath optimizations. We

next present an algorithm that does not store the entire matrix and uses only 1 word compared to the 64 words required by the earlier algorithm.

The entire TempBlock need not be stored in a memory if each value of the matrix is consumed as soon as it is produced. Thus, the two matrix multiplications have to be interleaved. Each TempBlock element is used for 8 elements of the OutBlock matrix. Hence, each TempBlock value is multiplied with the corresponding CosBlock values and added to the partial sums in the OutBlock matrix. Thus, at any time the OutBlock only has partial sums. Every time a new TempBlock value is computed, it is used to update the corresponding column as shown in Figure 18(b). The first matrix multiplication loop produces the element at (i, j) of the TempBlock matrix. This value is multiplied with the i^{th} column of CosBlock matrix, i.e. elements at $(0, i), (1, i), \dots, (7, i)$. This generates the partial sums for the j^{th} column of OutBlock matrix. Note that every time all TempBlock elements in j^{th} column update the j^{th} column of OutBlock matrix. The complete VHDL behavioral model is given in Appendix D.

This algorithm requires only 1 word for storing a TempBlock element since it is consumed as soon as it is produced. However, the number of memory accesses increases since the OutBlock stores partial sums and these must be read and then written back into. However, this does not decrease performance since the accesses are in different clock cycles and hence, the clock period does not have to be increased. The performance can then be calculated as follows.

$$\begin{aligned} \# \text{ states} &= (4 \times 8) + (4 \times 8) = 64 \\ \text{clock period} &= 9.2 \text{ ns} \end{aligned}$$




Figure 17: One FSM for each pipelined stage




Figure 18: Memory Optimization: (a) Original algorithm (b) Memory optimized algorithm

iterations = 64
 Performance = #states × clock × #iterations
 = 64 × 9.2 × 64 = 37683.2 ns

Thus, the performance is the same as for the most sequential algorithm presented in Section 3.2 but we have been able to decrease the memory requirements from 64 words to a single word. Thus, the cost of this design is 19K transistors.

5.1 Loop and FU Pipelining

The performance of the memory optimized algorithm can be improved using the techniques used for improving the performance of the sequential algorithm (as discussed in Sections 3.3, 3.4 and 3.5). In addition, the design can be pipelined just like the sequential design (as discussed in Sections 4.2 and 4.3). However, *Loop unrolling* incurs extra hardware cost. Pipelin-

ing, on the other hand, improves the performance with little overheads. Since the techniques are similar, we just discuss loop and functional unit pipelining for the memory optimized algorithm.

The loop in the memory optimized algorithm can be pipelined to improve performance as discussed in Section 4.2. In addition, the same design can use a pipelined multiplier which reduces the clock period and, hence, improves the performance. The DCT core is coded in lines 60–98 of Appendix D. There are 8 × 8 = 64 iterations of the inner loops on variable k. We pipeline these two loops into eight stages as shown in Figure 19. The multiplier has two stages.

```

for i in 0 to 7 loop
  for j in 0 to 7 loop
    for k in 0 to 7 loop
      A:=In(i, j); B:=Cos(j, k); Stage1
      Stage2
      P:=A×B; Stage3
      if (k=0) then Stage4
        sum:=P;
      elsif (k=7) then
        temp:=sum + P;
      else
        sum:=sum + P;
      end if;
    end loop;
  end loop;
end loop;

for k in 0 to 7 loop
  C:=Out(k, j); D:=Cos(k, i); Stage5
  Stage6
  prod:=d×temp; Stage7
  if (i=0) then Stage8
    Out(k, j):= prod;
  else
    Out(k, j):= prod + C;
  end if;
end loop;
end loop;
end loop;

```

Figure 19: The stages in loop and functional unit pipelined design

The filling up of the eight pipelining stages takes more clock cycles than suggested by the loop pipelining example in Section 4.2. The second loop can be started only after eight iterations of the first loop has been completed because the second loop requires the temp value calculated by the first loop (in line 75 of Appendix D). It takes 8 multiplications and additions to generate a temp value. Thus, the stages of the sec-

	Clock Cycles →																								
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	
Stage1 (A:=ln(i,j); B:=Cos(j,k))	0	1	2	8	9	10	512	513	514	515	516	...	523	524	525	526					
Stage2 (tempP:=AxB)		0	1		...	7	8	9	10	510	511			...									
Stage3 (P := tempP)			0	1	...	7	8	9	10	509	510	511		...									
Stage4 (sum := sum + P)				0	1	...	7	8	9	10	508	509	510	511	...								
Stage5 (C:=Out(k,j); D:=Cos(k,i))										0	1	2		...	500	501	502	503	504	...	511				
Stage6 (tempProd := Dxtemp)											0	1		...	499	500	501	502	503	...	510	511			
Stage7 (prod := tempProd)												0	1	...	498	499	500	501	502	...	509	510	511		
Stage8 (Out(k,j) := prodxC)													0	1	...	497	498	499	500	501	...	508	509	510	511

Figure 20: Timing diagram for pipelined memory optimized algorithm

ond loop are delayed by 8 iterations of the first loop. It will take 11 clock cycles to perform eight iterations of the first loop since 3 clock cycles are required for filling the pipeline. The pipeline flushing is similar. The timing diagram for the loop and multiplier pipelined design is shown in Figure 20.

The timing diagram lets us compute the performance of the pipelined design as follows. It takes 11 clock cycles to generate the first temp value. The stages for second loop take another 3 clock cycles for filling. Finally, it takes 512 clock cycles for completing all the iterations of the second loop. Hence, the total number of clock cycles is $11 + 3 + 512 = 526$. The clock period is $5.4 + 0.4 = 5.8$ ns since the delay of a two-stage pipelined multiplier is 5.4 ns from Table 1.

$$\begin{aligned}
 \# \text{ states} &= 1 \\
 \text{clock period} &= 5.8 \text{ ns} \\
 \# \text{ iterations} &= 526 \\
 \text{Performance} &= \# \text{states} \times \text{clock} \times \# \text{iterations} \\
 &= 1 \times 5.8 \times 526 = 3050.8 \text{ ns}
 \end{aligned}$$

The pipelined design uses extra registers for storing the count value. Thus, the cost increases to 21K transistors. The complete behavioral model for the pipelined memory optimized algorithm is given in Appendix D.

6 Comparison of optimization techniques

We looked at some commonly used optimization techniques like *loop unrolling*, *chaining* and *multicycling* in Section 3. We explored pipelining options in Section 4. Finally, we presented a memory optimized algorithm in Section 5. We now compare the various

optimization and pipelining techniques. Table 2 gives a summary of the performance of the non-pipelined, pipelined and memory optimized designs.

Table 2: Comparison of optimization techniques

<i>design</i> \ <i>parameter</i>	<i>Latency (ns)</i>	<i>Cost (trans)</i>
Sequential	37684 ns	25K
2-Unrolled	23552 ns	44K
Unrolled and Chained	18842 ns	41K
Unrolled and Multicycled	14131 ns	42K
Process Pipelined	18842 ns	50K
Loop Pipelined	9476 ns	26K
Loop and FU Pipelined	4040 ns	30K
Both loops together	5354 ns	52K
Memory Optimized	37683 ns	19K
Pipelined Mem Optimized	3051 ns	21K

Table 2 shows the performance and cost of different implementations for the DCT. There is a wide range of latency times and costs of the different designs. A pipelined design must be used to meet the timing constraint of 4100 ns given in Section 1. Furthermore, a pipelined multiplier has to be used along with loop pipelining since loop pipelining alone cannot meet the stringent latency requirements. There are two designs that meet the timing constraints as shown in Table 2. The memory optimized is the most efficient in terms of performance and cost.

7 Conclusion

In this report, we presented the formal definition of the Discrete Cosine Transform and a sequential implementation for it using RTL components. We de-

scribed some commonly used optimization techniques like *loop unrolling*, *chaining* and *multicycling* to reduce the latency of the sequential design. We also explored various levels of pipelining like *process pipelining*, *loop pipelining* and *functional unit pipelining* to further improve the performance without incurring extra hardware cost. We also described a pipelined implementation using a “*distributed controller*” which reduced the complexity of the control-path.

We presented a memory optimized algorithm to further reduce the hardware costs. We then described a pipelined implementation of the memory optimized algorithm. A comparison of the different techniques showed that pipelining is required for meeting the timing constraints of the DCT component. The large spectrum of performance to cost tradeoffs is a good starting point for further optimizations during high level synthesis.

References

- [1] Vasudev Bhaskaran and Konstantinos Konstantinides. *Image and Video Compression Standards: Algorithms and Architectures*, Kluwer Academic Publishers, 1997.
- [2] Ching-Te Chiu and K.J. Ray Liu. “Real-Time Parallel and Fully Pipelined Two-Dimensional DCT Lattice Structures with Application to HDTV Systems”, *IEEE Transactions on CAS for Video Technology*, Vol 2, No 1, March 1992.
- [3] Dider Le Gall. “MPEG: A Video Compression Standard for Multimedia Applications”, *Communications of the ACM* 34, 1994.
- [4] K. R. Rao and P. Yip. *Discrete Cosine Transform: Algorithms, Advantages, Applications*, Academic Press, Inc. 1990.
- [5] James F. Blinn, “What’s the Deal with the DCT?” *IEEE Computer Graphics and Applications*, July 1993.
- [6] Wenwei Pan, Peter Grun and Daniel Gajski. “Behavioral Exploration with RTL Library”, *Technical Report, UCI-ICS-#96-34*, July 1996.
- [7] LCB 500K, *Preliminary Design Manual*, LSI Logic Inc., June 1995.
- [8] Daniel D. Gajski. *Principles of Digital Design*, Prentice Hall, 1997.
- [9] Francky Catthoor, Werner Geurts, Hugo De Man. “Loop Transformation Methodology for Fixed-rate Video, Image and Telecom Processing Applications”, *Proceedings of the International Conference on Application Specific Array Processors*, San Francisco, CA, 1994.
- [10] Zainalabedin Navabi. *VHDL: Analysis and modeling of Digital Systems*, McGraw-Hill, 1993.

A Behavioral model of Sequential Design

In this appendix we give the detailed behavioral model of the most sequential design for the DCT component. VHDL [10] was used for modeling and simulation.

```
1  -----
2  -- DCT component
3  -- compute the transform for a 8x8 image block
4  -- sequential algorithm without any optimizations
5  --
6  -- Gaurav Aggarwal; December 20, 1997.
7  -----
8
9  library ieee;
10 use ieee.std_logic_1164.all;
11 use ieee.std_logic_arith.all;
12
13 entity dct is
14     port ( clk      : in  std_logic;
15           start    : in  std_logic;
16           din      : in  integer;
17           done     : out std_logic;
18           dout     : out integer);
19 end dct;
20
21
22 architecture behavioral of dct is
23 begin
24     process
25         type memory is array (0 to 7, 0 to 7) of integer;
26
27         variable InBlock, TempBlock, OutBlock : memory;
28         variable A, B, P, Sum : integer;
29         variable CosBlock : memory :=
30             ((88, 122, 115, 103, 88, 69, 47, 24),
31              (88, 103, 47, -24, -88, -122, -115, -69),
32              (88, 69, -47, -122, -88, 24, 115, 103),
33              (88, 24, -115, -69, 88, 103, -47, -122),
34              (88, -24, -115, 69, 88, -103, -47, 122),
35              (88, -69, -47, 122, -88, -24, 115, -103),
36              (88, -103, 47, 24, -88, 122, -115, 69),
37              (88, -122, 115, -103, 88, -69, 47, -24));
38     begin
39
40         -----
41         -- wait for the start signal
42         -----
43         wait until start = '1';
44         done <= '0';
45
46         -----
47         -- read input 8x8 block of pixels
48         -----
49         for i in 0 to 7 loop
50             for j in 0 to 7 loop
```

```

51         wait until clk = '1';
52         InBlock(i, j) := din;
53     end loop;
54 end loop;
55
56 -----
57 -- TempBlock = InBlock * CosBlock^T
58 -----
59 for i in 0 to 7 loop
60     for j in 0 to 7 loop
61         for k in 0 to 7 loop
62             A := InBlock(i, k);
63             B := CosBlock(j, k);
64             wait until clk='1';
65
66             P := A * B;
67             wait until clk='1';
68
69             if (k = 0) then
70                 Sum := P;
71             else
72                 Sum := Sum + P;
73             end if;
74             wait until clk='1';
75
76             if (k = 7) then
77                 TempBlock(i, j) := Sum;
78             end if;
79             wait until clk='1';
80         end loop;
81     end loop;
82 end loop;
83
84 -----
85 -- OutBlock = CosBlock * TempBlock
86 -----
87 for i in 0 to 7 loop
88     for j in 0 to 7 loop
89         for k in 0 to 7 loop
90             A := TempBlock(k, j);
91             B := CosBlock(i, k);
92             wait until clk='1';
93
94             P := A * B;
95             wait until clk='1';
96
97             if (k = 0) then
98                 Sum := P;
99             else
100                Sum := Sum + P;
101            end if;
102            wait until clk='1';
103
104            if (k = 7) then
105                OutBlock(i, j) := Sum;

```

```

106         end if;
107         wait until clk='1';
108     end loop;
109     end loop;
110 end loop;
111
112
113     -----
114     -- give the done signal
115     -----
116     wait until clk = '1';
117     Done <= '1';
118
119     -----
120     -- output the computed matrix
121     -----
122     for i in 0 to 7 loop
123         for j in 0 to 7 loop
124             wait until clk = '1';
125             Dout <= OutBlock(i, j);
126         end loop;
127     end loop;
128     Done <= '0';
129 end process;
130 end behavioral;

```

B Structural model of Sequential Design

The schematics for the structural model have been captured using the *Synopsys Graphical Environment (sge)* tools. The top-level model of DCT comprises of a datapath and a controller as shown in Figure 21.




Figure 21: Schematic of Sequential DCT

The controller is a Mealy type finite state machine. The schematic is shown in Figure 22.




Figure 22: Schematic of Controller for Sequential DCT

The datapath comprises of register-level components. The schematic is shown in Figure 23.




Figure 23: Schematic of Datapath for Sequential DCT

B.1 VHDL code for datapath

The datapath for the sequential design consists of RT-level components. We next list the netlist for the datapath which is shown in Figure 23.

```

1  -- VHDL Model Created from SGE Schematic datapath.sch -- Jan 13 10:39:31 1998
2
3  library IEEE;
4      use IEEE.std_logic_1164.all;
5      use IEEE.std_logic_misc.all;
6      use IEEE.std_logic_arith.all;
7      use IEEE.std_logic_components.all;
8      use work.components.all;
9
10  entity DATAPATH is

```

```

11     Port (    CLK : In    std_logic;
12             COUNT : In    std_logic;
13             DIN : In    integer;
14             E1 : In    std_logic;
15             E2 : In    std_logic;
16             E3 : In    std_logic;
17             E4 : In    std_logic;
18             LOADAB : In    std_logic;
19             LOADP : In    std_logic;
20             LOADSUM : In    std_logic;
21             RESET : In    std_logic;
22             RW1 : In    std_logic;
23             RW2 : In    std_logic;
24             RW3 : In    std_logic;
25             RW4 : In    std_logic;
26             SEL1 : In    std_logic;
27             SEL2 : In    std_logic;
28             SEL3 : In    std_logic;
29             SEL4 : In    std_logic;
30             SEL5 : In    std_logic;
31             SEL6 : In    std_logic;
32             SEL7 : In    std_logic;
33             DOUT : Out    integer;
34             STATUS : Out    integer );
35 end DATAPATH;
36
37 architecture SCHEMATIC of DATAPATH is
38
39     signal    N_22 : integer;
40     signal    N_20 : integer;
41     signal    N_21 : integer;
42     signal    N_1 : integer;
43     signal    N_2 : integer;
44     signal    N_3 : integer;
45     signal    N_4 : integer;
46     signal    N_5 : integer;
47     signal    N_7 : integer;
48     signal    N_8 : integer;
49     signal    N_9 : integer;
50     signal    N_10 : integer;
51     signal    N_11 : integer;
52     signal    N_12 : integer;
53     signal    N_13 : integer;
54     signal    N_14 : integer;
55     signal    N_16 : integer;
56     signal    N_18 : integer;
57     signal    N_19 : integer;
58
59     component COUNTER
60     Port (    CLK : In    std_logic;

```

```

61         COUNT : In    std_logic;
62         RESET  : In    std_logic;
63         DOUT   : Out   integer;
64         I      : Out   integer;
65         J      : Out   integer;
66         K      : Out   integer );
67     end component;
68
69     component ROM
70     Port (     CLK : In    std_logic;
71             COL  : In    integer;
72             E    : In    std_logic;
73             R_WB : In    std_logic;
74             ROW  : In    integer;
75             O    : Out   integer );
76     end component;
77
78     component RAM
79     Port (     CLK : In    std_logic;
80             COL  : In    integer;
81             E    : In    std_logic;
82             I    : In    integer;
83             R_WB : In    std_logic;
84             ROW  : In    integer;
85             O    : Out   integer );
86     end component;
87
88     component MUX2X1
89     Port (     C : In    std_logic;
90             DO  : In    integer;
91             D1  : In    integer;
92             DOUT : Out   integer );
93     end component;
94
95     component MULTIPLIER
96     Port (     A : In    integer;
97             B  : In    integer;
98             PRODUCT : Out integer );
99     end component;
100
101     component REG
102     Port (     CLK : In    std_logic;
103             DIN  : In    integer;
104             LOAD : In    std_logic;
105             DOUT : Out   integer );
106     end component;
107
108     component ADDER
109     Port (     A : In    integer;
110             B  : In    integer;

```

```

111             SUM : Out   integer );
112     end component;
113
114     begin
115
116         I_19 : COUNTER
117             Port Map ( CLK=>CLK, COUNT=>COUNT, RESET=>RESET, DOUT=>STATUS,
118                 I=>N_20, J=>N_21, K=>N_18 );
119         COSBLOCK : ROM
120             Port Map ( CLK=>CLK, COL=>N_18, E=>E2, R_WB=>RW2, ROW=>N_4,
121                 O=>N_14 );
122         OUTBLOCK : RAM
123             Port Map ( CLK=>CLK, COL=>N_19, E=>E4, I=>N_1, R_WB=>RW4,
124                 ROW=>N_16, O=>DOUT );
125         TEMPBLOCK : RAM
126             Port Map ( CLK=>CLK, COL=>N_21, E=>E3, I=>N_1, R_WB=>RW3, ROW=>N_5,
127                 O=>N_2 );
128         INBLOCK : RAM
129             Port Map ( CLK=>CLK, COL=>N_18, E=>E1, I=>DIN, R_WB=>RW1, ROW=>N_3,
130                 O=>N_8 );
131         I_18 : MUX2X1
132             Port Map ( C=>SEL3, D0=>N_20, D1=>N_21, DOUT=>N_3 );
133         I_17 : MUX2X1
134             Port Map ( C=>SEL4, D0=>N_21, D1=>N_20, DOUT=>N_4 );
135         I_16 : MUX2X1
136             Port Map ( C=>SEL5, D0=>N_20, D1=>N_18, DOUT=>N_5 );
137         I_14 : MUX2X1
138             Port Map ( C=>SEL7, D0=>N_21, D1=>N_18, DOUT=>N_19 );
139         I_15 : MUX2X1
140             Port Map ( C=>SEL6, D0=>N_20, D1=>N_21, DOUT=>N_16 );
141         I_1 : MUX2X1
142             Port Map ( C=>SEL2, D0=>N_10, D1=>N_13, DOUT=>N_11 );
143         I_2 : MUX2X1
144             Port Map ( C=>SEL1, D0=>N_2, D1=>N_8, DOUT=>N_22 );
145         I_3 : MULTIPLIER
146             Port Map ( A=>N_7, B=>N_12, PRODUCT=>N_9 );
147         SUM : REG
148             Port Map ( CLK=>CLK, DIN=>N_11, LOAD=>LOADSUM, DOUT=>N_1 );
149         P : REG
150             Port Map ( CLK=>CLK, DIN=>N_9, LOAD=>LOADP, DOUT=>N_10 );
151         B : REG
152             Port Map ( CLK=>CLK, DIN=>N_14, LOAD=>LOADAB, DOUT=>N_12 );
153         A : REG
154             Port Map ( CLK=>CLK, DIN=>N_22, LOAD=>LOADAB, DOUT=>N_7 );
155         I_8 : ADDER
156             Port Map ( A=>N_10, B=>N_1, SUM=>N_13 );
157
158     end SCHEMATIC;
159
160     configuration CFG_DATAPATH_SCHEMATIC of DATAPATH is

```



```

161
162   for SCHEMATIC
163     for I_19: COUNTER
164       use configuration WORK.CFG_COUNTER_BEHAVIORAL;
165     end for;
166     for COSBLOCK: ROM
167       use configuration WORK.CFG_ROM_BEHAVIORAL;
168     end for;
169     for OUTBLOCK, TEMPBLOCK, INBLOCK: RAM
170       use configuration WORK.CFG_RAM_BEHAVIORAL;
171     end for;
172     for I_18, I_17, I_16, I_14, I_15, I_1, I_2: MUX2X1
173       use configuration WORK.CFG_MUX2X1_BEHAVIORAL;
174     end for;
175     for I_3: MULTIPLIER
176       use configuration WORK.CFG_MULTIPLIER_BEHAVIORAL;
177     end for;
178     for SUM, P, B, A: REG
179       use configuration WORK.CFG_REG_BEHAVIORAL;
180     end for;
181     for I_8: ADDER
182       use configuration WORK.CFG_ADDER_BEHAVIORAL;
183     end for;
184   end for;
185
186 end CFG_DATAPATH_SCHEMATIC;

```

B.2 VHDL code for Next State Logic

The datapath in the structural model is a netlist of RT-level components from a library. The controller is a finite state machine that consists of a state register and the next state logic. In this section, we give the VHDL code listing for the *Next State Logic* component which is shown in Figure 22.

```

1  -- VHDL Model Created from SGE Symbol nsl.sym -- Jan 13 10:41:09 1998
2
3  library IEEE;
4    use IEEE.std_logic_1164.all;
5    use IEEE.std_logic_misc.all;
6    use IEEE.std_logic_arith.all;
7    use IEEE.std_logic_components.all;
8    use work.components.all;
9
10 entity NSL is
11   generic ( Delay      : Time := 5 ns);
12   Port ( START        : In  std_logic;
13         STATE         : In  STATE_VALUE;
14         STATUS        : In  integer;
15         NEXTSTATE     : Out STATE_VALUE);
16 end NSL;
17
18 architecture BEHAVIORAL of NSL is
19 begin

```

```

20 process (State, Start, Status)
21     variable Count : integer;
22     variable NewState : STATE_VALUE := S1;
23 begin
24     Count := STATUS;
25
26     case State is
27     when S1 =>
28         if (Start = '1') then
29             NewState := S2;
30         else
31             NewState := S1;
32         end if;
33
34     when S2 =>
35         if (Count = 63) then
36             NewState := S3;
37         else
38             NewState := S2;
39         end if;
40
41     when S3 =>
42         NewState := S4;
43
44     when S4 =>
45         NewState := S5;
46
47     when S5 =>
48         NewState := S6;
49
50     when S6 =>
51         if (Count = 511) then
52             NewState := S7;
53         else
54             NewState := S3;
55         end if;
56
57     when S7 =>
58         NewState := S8;
59
60     when S8 =>
61         NewState := S9;
62
63     when S9 =>
64         NewState := S10;
65
66     when S10 =>
67         if (Count = 511) then
68             NewState := S11;
69         else
70             NewState := S7;
71         end if;
72
73     when S11 =>
74         if (Count = 63) then

```

```

75         NewState := S1;
76     else
77         NewState := S11;
78     end if;
79     end case;
80     NextState <= NewState after Delay;
81 end process;
82 end BEHAVIORAL;
83
84 configuration CFG_NSL_BEHAVIORAL of NSL is
85     for BEHAVIORAL
86     end for;
87
88 end CFG_NSL_BEHAVIORAL;

```

B.3 VHDL code for Output Logic

We next list the VHDL code for the output logic which reads in the current state of the controller and gives the corresponding control signals to the datapath. The Output Logic component is shown in Figure 22.

```

1  -- VHDL Model Created from SGE Symbol out_1.sym -- Jan 13 10:42:19 1998
2
3  library IEEE;
4      use IEEE.std_logic_1164.all;
5      use IEEE.std_logic_misc.all;
6      use IEEE.std_logic_arith.all;
7      use IEEE.std_logic_components.all;
8      use work.components.all;
9
10 entity OUT_L is
11     generic( Delay : TIME := 5 ns);
12     Port (   START : In    std_logic;
13           STATE  : In    STATE_VALUE;
14           STATUS : In    integer;
15           COUNT  : Out   std_logic;
16           E1     : Out   std_logic;
17           E2     : Out   std_logic;
18           E3     : Out   std_logic;
19           E4     : Out   std_logic;
20           LOADAB : Out   std_logic;
21           LOADP  : Out   std_logic;
22           LOADSUM : Out  std_logic;
23           RESET  : Out   std_logic;
24           RW1   : Out   std_logic;
25           RW2   : Out   std_logic;
26           RW3   : Out   std_logic;
27           RW4   : Out   std_logic;
28           SEL1  : Out   std_logic;
29           SEL2  : Out   std_logic;
30           SEL3  : Out   std_logic;
31           SEL4  : Out   std_logic;
32           SEL5  : Out   std_logic;
33           SEL6  : Out   std_logic;
34           SEL7  : Out   std_logic;
35           DONE  : Out   std_logic);

```

```

36 end OUT_L;
37
38 architecture BEHAVIORAL of OUT_L is
39 begin
40     process (State, Start, Status)
41         variable Counter : unsigned(8 downto 0);
42         variable VarDone : STD_LOGIC;
43         variable VarCW   : CONTROL_WORD;
44         variable i, j, k : integer;
45
46         procedure DefaultCW (CW : out CONTROL_WORD) is
47             begin
48                 -- Control Signals for Muxes
49                 CW.Sel1 := '0';
50                 CW.Sel2 := '0';
51                 CW.Sel3 := '0';
52                 CW.Sel4 := '0';
53                 CW.Sel5 := '0';
54                 CW.Sel6 := '0';
55                 CW.Sel7 := '0';
56
57                 -- Control Signals for Registers
58                 CW.LoadAB := '0';
59                 CW.LoadP  := '0';
60                 CW.LoadSum := '0';
61
62                 -- Control Signal for Counter
63                 CW.Count := '0';
64                 CW.Reset := '0';
65
66                 -- Control Signals for Memories
67                 CW.E1 := '0';
68                 CW.RW1 := '0';
69                 CW.E2 := '0';
70                 CW.RW2 := '0';
71                 CW.E3 := '0';
72                 CW.RW3 := '0';
73                 CW.E4 := '0';
74                 CW.RW4 := '0';
75             end DefaultCW;
76
77         procedure OutputCW (CW : in CONTROL_WORD) is
78             begin
79                 Sel1 <= CW.Sel1 after Delay;
80                 Sel2 <= CW.Sel2 after Delay;
81                 Sel3 <= CW.Sel3 after Delay;
82                 Sel4 <= CW.Sel4 after Delay;
83                 Sel5 <= CW.Sel5 after Delay;
84                 Sel6 <= CW.Sel6 after Delay;
85                 Sel7 <= CW.Sel7 after Delay;
86
87                 -- Control Signals for Registers
88                 LoadAB <= CW.LoadAB after Delay;
89                 LoadP  <= CW.LoadP  after Delay;
90                 LoadSum <= CW.LoadSum after Delay;

```

```

91
92      -- Control Signal for Counter
93      Count <= CW.Count after Delay;
94      Reset <= CW.Reset after Delay;
95
96      -- Control Signals for Memories
97      E1 <= CW.E1 after Delay;
98      RW1 <= CW.RW1 after Delay;
99      E2 <= CW.E2 after Delay;
100     RW2 <= CW.RW2 after Delay;
101     E3 <= CW.E3 after Delay;
102     RW3 <= CW.RW3 after Delay;
103     E4 <= CW.E4 after Delay;
104     RW4 <= CW.RW4 after Delay;
105 end OutputCW;
106
107 begin
108     Counter := int_to_uvec(STATUS, 9);
109     if (Counter(0) /= 'U' and Start /= 'U') then
110         i := CONV_INTEGER(Counter(8 downto 6));
111         j := CONV_INTEGER(Counter(5 downto 3));
112         k := CONV_INTEGER(Counter(2 downto 0));
113
114         DefaultCW(VarCW);
115
116         case State is
117             when S1 =>
118                 -- Counter := "000000000";
119                 VarCW.Reset := '1';
120                 VarCW.Count := '0';
121                 VarDone := '0';
122
123             when S2 =>
124                 if (Counter = 63) then
125                     -- Counter := "000000000";
126                     VarCW.Reset := '1';
127                     VarCW.Count := '0';
128                 else
129                     -- Counter := Counter + 1;
130                     VarCW.Reset := '0';
131                     VarCW.Count := '1';
132                 end if;
133                 -- InBlock( j, k ) := Din;
134                 VarCW.Sel3 := '1';
135                 VarCW.E1 := '1';
136                 VarCW.RW1 := '0';
137
138             when S3 =>
139                 -- A := InBlock(i, k);
140                 VarCW.LoadAB := '1';
141                 VarCW.Sel1 := '1';
142
143                 VarCW.Sel3 := '0';
144                 VarCW.E1 := '1';
145                 VarCW.RW1 := '1';

```

```

146
147      -- B := COSBlock(j, k);
148      VarCW.Sel4 := '0';
149      VarCW.E2 := '1';
150      VarCW.RW2 := '1';
151
152      when S4 =>
153          -- P := A * B;
154          VarCW.LoadP := '1';
155
156      when S5 =>
157          if (k = 0) then
158              -- Sum := P;
159              VarCW.LoadSum := '1';
160              VarCW.Sel2 := '0';
161          else
162              -- Sum := P + Sum;
163              VarCW.LoadSum := '1';
164              VarCW.Sel2 := '1';
165          end if;
166
167      when S6 =>
168          if (k = 7) then
169              -- TempBlock(i, j) := Sum;
170              VarCW.Sel5 := '0';
171              VarCW.E3 := '1';
172              VarCW.RW3 := '0';
173          end if;
174          if (Counter = 511) then
175              -- Counter := "000000000";
176              VarCW.Reset := '1';
177              VarCW.Count := '0';
178          else
179              -- Counter := Counter + 1;
180              VarCW.Reset := '0';
181              VarCW.Count := '1';
182          end if;
183
184      when S7 =>
185          -- A := TempBlock(k, j);
186          VarCW.LoadAB := '1';
187          VarCW.Sel1 := '0';
188          VarCW.E3 := '1';
189          VarCW.RW3 := '1';
190          VarCW.Sel5 := '1';
191
192          -- B := COSBlock(i, k);
193          VarCW.Sel4 := '1';
194          VarCW.E2 := '1';
195          VarCW.RW2 := '1';
196
197      when S8 =>
198          -- P := A * B;
199          VarCW.LoadP := '1';
200

```



```

201         when S9 =>
202             if (k = 0) then
203                 -- Sum := P;
204                 VarCW.LoadSum := '1';
205                 VarCW.Sel2 := '0';
206             else
207                 -- Sum := P + Sum;
208                 VarCW.LoadSum := '1';
209                 VarCW.Sel2 := '1';
210             end if;
211
212         when S10 =>
213             if (k = 7) then
214                 -- OutBlock(i, j) := Sum;
215                 VarCW.Sel6 := '0';
216                 VarCW.Sel7 := '0';
217                 VarCW.E4 := '1';
218                 VarCW.RW4 := '0';
219             end if;
220             if (Counter = 511) then
221                 -- Counter := "000000000";
222                 VarCW.Reset := '1';
223                 VarCW.Count := '0';
224
225                 VarDone := '1';
226             else
227                 -- Counter := Counter + 1;
228                 VarCW.Reset := '0';
229                 VarCW.Count := '1';
230             end if;
231
232         when S11 =>
233             VarDone := '0';
234             if (Counter = 63) then
235                 -- Counter := "000000000";
236                 VarCW.Reset := '1';
237                 VarCW.Count := '0';
238             else
239                 -- Counter := Counter + 1;
240                 VarCW.Reset := '0';
241                 VarCW.Count := '1';
242             end if;
243
244             -- Dout <= OutBlock(j, k);
245             VarCW.Sel6 := '1';
246             VarCW.Sel7 := '1';
247             VarCW.E4 := '1';
248             VarCW.RW4 := '1';
249         end case;
250         OutputCW(VarCW);
251         Done <= VarDone;
252     end if;
253 end process;
254 end BEHAVIORAL;
255

```

```
256 configuration CFG_OUT_L_BEHAVIORAL of OUT_L is
257     for BEHAVIORAL
258     end for;
259 end CFG_OUT_L_BEHAVIORAL;
```

C Test Bench for the DCT models

The test bench feeds the DCT component with an input 8×8 image block that consists of a black-and-white "sandwich" pattern. The expected transform values have been computed using a C program.

```
1  -----
2  -- Test Bench for DCT component
3  -- input image block is a black & white sandwich
4  -- compare transform with values computed by C code
5  --
6  -- Gaurav Aggarwal; December 20, 1997.
7  -----
8
9  library ieee;
10 use ieee.std_logic_1164.all;
11
12 entity tb is
13 end tb;
14
15 architecture behav of tb is
16     component dct
17         port( clk      : in  std_logic;
18              start    : in  std_logic;
19              Din       : in  integer;
20              Done      : out std_logic;
21              Dout      : out integer);
22     end component;
23
24     signal start, Done : std_logic;
25     signal clk : std_logic := '1';
26     signal Din, Dout : integer;
27 begin
28
29     U1 : dct
30         port map (clk, start, Din, Done, Dout);
31
32     clk <= not clk after 20 ns;
33
34     start <= '0' after 0 ns,
35            '1' after 50 ns,
36            '0' after 80 ns;
37
38     process
39         type memory is array (0 to 7, 0 to 7) of integer;
40
41         variable Result : memory := (
42             (77785200, -21343500, 16837650, -5928750, 9248850, -711450, 5217300, 2371500),
43             (-11375040, 3121200, -2462280, 867000, -1352520, 104040, -762960, -346800),
44             (58882560, -16156800, 12745920, -4488000, 7001280, -538560, 3949440, 1795200),
45             (-11542320, 3167100, -2498490, 879750, -1372410, 105570, -774180, -351900),
46             (-13215120, 3626100, -2860590, 1007250, -1571310, 120870, -886380, -402900),
47             (-6691200, 1836000, -1448400, 510000, -795600, 61200, -448800, -204000),
48             (18066240, -4957200, 3910680, -1377000, 2148120, -165240, 1211760, 550800),
49             (5854800, -1606500, 1267350, -446250, 696150, -53550, 392700, 178500));
50
```

```

51     begin
52         wait until Start = '1';
53
54         -----
55         -- give the input block: B&W sandwich
56         -----
57         for i in 0 to 23 loop
58             wait until clk = '0';
59             Din <= 255;
60         end loop;
61
62         for i in 24 to 39 loop
63             wait until clk = '0';
64             Din <= 0;
65         end loop;
66
67         for i in 40 to 63 loop
68             wait until clk = '0';
69             Din <= 255;
70         end loop;
71
72         -----
73         -- wait till DCT unit is done
74         -----
75         wait until Done = '1';
76         wait until clk = '1';
77
78         -----
79         -- check the result with expect values
80         -----
81         for i in 0 to 7 loop
82             for j in 0 to 7 loop
83                 wait until clk = '0';
84                 assert (Dout = Result(i, j))
85                     report "DCT_TB: computation error" severity warning;
86             end loop;
87         end loop;
88     end process;
89 end behav;
90
91
92 configuration cfg_tb of tb is
93     for behav
94     end for;
95 end cfg_tb;

```

D Behavioral model of Memory Optimized Design

In this appendix we give the behavioral model of the non-pipelined design for the memory optimized algorithm discussed in Section 5.

```
1  -----
2  -- behavior of DCT component
3  -- compute the transform for a 8x8 image block
4  -- sequential memory optimized algorithm
5  --
6  -- Gaurav Aggarwal; December 26, 1997.
7  -----
8
9  library IEEE;
10 use IEEE.std_logic_1164.all;
11 use IEEE.std_logic_arith.all;
12
13 entity dct is
14     port ( clk      : in  std_logic;
15           start    : in  std_logic;
16           din      : in  integer;
17           done     : out std_logic;
18           dout     : out integer);
19 end dct;
20
21
22 architecture opt_beh of dct is
23 begin
24     process
25         type memory is array (0 to 7, 0 to 7) of integer;
26
27         variable InBlock, OutBlock : memory;
28         variable CosBlock : memory :=
29             ((88, 122, 115, 103, 88, 69, 47, 24),
30              (88, 103, 47, -24, -88, -122, -115, -69),
31              (88, 69, -47, -122, -88, 24, 115, 103),
32              (88, 24, -115, -69, 88, 103, -47, -122),
33              (88, -24, -115, 69, 88, -103, -47, 122),
34              (88, -69, -47, 122, -88, -24, 115, -103),
35              (88, -103, 47, 24, -88, 122, -115, 69),
36              (88, -122, 115, -103, 88, -69, 47, -24));
37         variable a, b, c, d, p, prod, temp, sum : integer;
38     begin
39
40         -----
41         -- wait for the start signal
42         -----
43         wait until start = '1';
44         done <= '0';
45         wait until clk = '1';
46
47         -----
48         -- read input 8x8 block of pixels
49         -----
50         for i in 0 to 7 loop
```

```

51     for j in 0 to 7 loop
52         wait until clk = '1';
53         InBlock (i, j) := din;
54     end loop;
55 end loop;
56
57 -----
58 -- the matrix multiplications
59 -----
60 for i in 0 to 7 loop
61     for j in 0 to 7 loop
62
63         -----
64         -- generate one entry of TempBlock
65         -----
66         for k in 0 to 7 loop
67             A := InBlock (i, j);
68             B := CosBlock (j, k);
69
70             P := A * B;
71
72             if (k = 0) then
73                 sum := P;
74             elsif (k = 7) then
75                 temp := sum + P;
76             else
77                 sum := sum + P;
78             end if;
79         end loop;
80
81         -----
82         -- now use this entry for generating
83         -- partial sums in the OutBlock
84         -----
85         for k in 0 to 7 loop
86             C := OutBlock (k, j);
87             D := CosBlock (k, i);
88
89             prod := d * temp;
90
91             if (i = 0) then
92                 OutBlock (k, j) := prod;
93             else
94                 OutBlock (k, j) := C + prod;
95             end if;
96         end loop;
97     end loop;
98 end loop;
99
100 -----
101 -- give the done signal
102 -----
103 wait until clk = '1';
104 done <= '1';
105

```



```
106 -----
107 -- output the computed matrix
108 -----
109 for i in 0 to 7 loop
110     for j in 0 to 7 loop
111         wait until clk = '1';
112         done <= '0';
113         dout <= OutBlock (i, j);
114     end loop;
115 end loop;
116 end process;
117 end opt_beh;
```

E Behavioral model of Pipelined Memory Optimized Design

In this appendix, we give the behavioral model of the loop and functional unit pipelined design for the memory optimized algorithm. The multiplier has two stages and there are eight stages in the pipeline. The model consists of separate states for filling and flushing of the pipeline. This design is discussed in Section 5.1.

```
1 -----
2 -- Behavioral model of pipelined memory optimized DCT
3 -- no temporary matrix. single word used
4 --
5 -- December 18, 1997.
6 -----
7
8 library IEEE;
9 use IEEE.std_logic_1164.all;
10 use IEEE.std_logic_arith.all;
11
12 entity dct is
13     port (
14         clk      : in  std_logic;
15         start    : in  std_logic;
16         din      : in  integer;
17         done     : out std_logic;
18         dout     : out integer
19     );
20 end dct;
21
22
23 architecture pipe_beh of dct is
24     type STATES is (S0, S1, S2, S3, S4, S5, S6, S7, S8, S9,
25                    S10, S11, S12, S13, S14, S15, S16, S17, S18);
26     signal oldtemp, temp, tempProd, Prod, P, tempP : integer;
27     signal A, B, C, D, sum, oldC, olderC : integer;
28     signal fCount0, fCount1 : unsigned (8 downto 0) := "000000000";
29     signal fCount2, fCount3 : unsigned (8 downto 0) := "000000000";
30     signal sCount0, sCount1 : unsigned (8 downto 0) := "000000000";
31     signal sCount2, sCount3 : unsigned (8 downto 0) := "000000000";
32     signal state : STATES := S0;
33 begin
34
35     process (clk)
36         type memory is array (0 to 7, 0 to 7) of integer;
37
38         variable InBlock, OutBlock : memory;
39         variable CosBlock : memory := (
40             ( 125, 122, 115, 103, 88, 69, 47, 24 ),
41             ( 125, 103, 47, -24, -88, -122, -115, -69 ),
42             ( 125, 69, -47, -122, -88, 24, 115, 103 ),
43             ( 125, 24, -115, -69, 88, 103, -47, -122 ),
44             ( 125, -24, -115, 69, 88, -103, -47, 122 ),
45             ( 125, -69, -47, 122, -88, -24, 115, -103 ),
46             ( 125, -103, 47, 24, -88, 122, -115, 69 ),
47             ( 125, -122, 115, -103, 88, -69, 47, -24 ));
48
49         variable i0, j0, k0, l0, m0, n0 : integer;
```

```

50     variable k3, l3, m3, n3: integer;
51     begin
52         if (clk='1') then
53             -- separate the bits of the 9 bit counter
54             i0 := conv_integer(fCount0(8 downto 6));
55             j0 := conv_integer(fCount0(5 downto 3));
56             k0 := conv_integer(fCount0(2 downto 0));
57             k3 := conv_integer(fCount3(2 downto 0));
58
59             l0 := conv_integer(sCount0(8 downto 6));
60             m0 := conv_integer(sCount0(5 downto 3));
61             n0 := conv_integer(sCount0(2 downto 0));
62             l3 := conv_integer(sCount3(8 downto 6));
63             m3 := conv_integer(sCount3(5 downto 3));
64             n3 := conv_integer(sCount3(2 downto 0));
65
66         case state is
67             when S0 =>
68                 done <= '0';
69                 if (start = '1') then
70                     state <= S1;
71                     fCount0 <= (others=>'0');
72                 else
73                     state <= S0;
74                 end if;
75
76             -- read the incoming matrix into InBlock
77             when S1 =>
78                 InBlock (j0, k0) := din;
79                 if (fCount0 = 63) then
80                     fCount0 <= (others=>'0');
81                     state <= S2;
82                 else
83                     fCount0 <= fCount0 + 1;
84                     state <= S1;
85                 end if;
86
87             when S2 =>
88                 -- stage 1
89                 A <= InBlock (i0, k0);
90                 B <= CosBlock (j0, k0);
91
92                 fCount1 <= fCount0;
93                 fCount0 <= fCount0 + 1;
94                 state <= S3;
95
96             -- start filing up pipeline for first multiplication
97             when S3 =>
98                 -- stage 1
99                 A <= InBlock (i0, k0);
100                B <= CosBlock (j0, k0);
101                fCount1 <= fCount0;
102                fCount0 <= fCount0 + 1;
103
104                -- stage 2

```

```

105         tempP <= A * B;
106         fCount2 <= fCount1;
107
108         state <= S4;
109
110     when S4 =>
111         -- stage 1
112         A <= InBlock (i0, k0);
113         B <= CosBlock (j0, k0);
114         fCount1 <= fCount0;
115         fCount0 <= fCount0 + 1;
116
117         -- stage 2
118         tempP <= A * B;
119         fCount2 <= fCount1;
120
121         -- stage 3
122         P <= tempP;
123         fCount3 <= fCount2;
124
125         state <= S5;
126
127     when S5 =>
128         -- stage 1
129         A <= InBlock (i0, k0);
130         B <= CosBlock (j0, k0);
131         fCount1 <= fCount0;
132         fCount0 <= fCount0 + 1;
133
134         -- stage 2
135         tempP <= A * B;
136         fCount2 <= fCount1;
137
138         -- stage 3
139         P <= tempP;
140         fCount3 <= fCount2;
141
142         -- stage 4
143         if (k3 = 0) then
144             sum <= P;
145         elsif (k3 = 7) then
146             oldtemp <= sum + P;
147         else
148             sum <= sum + P;
149         end if;
150
151         if (fCount0 = 10) then
152             state <= S6;
153             sCount0 <= (others=>'0');
154         else
155             state <= S5;
156         end if;
157
158     when S6 =>
159         -- stage 1

```

```

160      A <= InBlock (i0, k0);
161      B <= CosBlock (j0, k0);
162      fCount1 <= fCount0;
163      fCount0 <= fCount0 + 1;
164
165      -- stage 2
166      tempP <= A * B;
167      fCount2 <= fCount1;
168
169      -- stage 3
170      P <= tempP;
171      fCount3 <= fCount2;
172
173      -- stage 4
174      if (k3 = 0) then
175          sum <= P;
176      elsif (k3 = 7) then
177          oldtemp <= sum + P;
178      else
179          sum <= sum + P;
180      end if;
181
182      -- stage 5
183      C <= OutBlock (n0, m0);
184      D <= CosBlock (n0, 10);
185      temp <= oldtemp;
186      sCount1 <= sCount0;
187      sCount0 <= sCount0 + 1;
188
189      state <= S7;
190
191  when S7 =>
192      -- stage 1
193      A <= InBlock (i0, k0);
194      B <= CosBlock (j0, k0);
195      fCount1 <= fCount0;
196      fCount0 <= fCount0 + 1;
197
198      -- stage 2
199      tempP <= A * B;
200      fCount2 <= fCount1;
201
202      -- stage 3
203      P <= tempP;
204      fCount3 <= fCount2;
205
206      -- stage 4
207      if (k3 = 0) then
208          sum <= P;
209      elsif (k3 = 7) then
210          oldtemp <= sum + P;
211      else
212          sum <= sum + P;
213      end if;
214

```

```

215      -- stage 5
216      C <= OutBlock (n0, m0);
217      D <= CosBlock (n0, 10);
218      temp <= oldtemp;
219      sCount1 <= sCount0;
220      sCount0 <= sCount0 + 1;
221
222      -- stage 6
223      tempProd <= D * temp;
224      oldC <= C;
225      sCount2 <= sCount1;
226
227      state <= S8;
228
229  when S8 =>
230      -- stage 1
231      A <= InBlock (i0, k0);
232      B <= CosBlock (j0, k0);
233      fCount1 <= fCount0;
234      fCount0 <= fCount0 + 1;
235
236      -- stage 2
237      tempP <= A * B;
238      fCount2 <= fCount1;
239
240      -- stage 3
241      P <= tempP;
242      fCount3 <= fCount2;
243
244      -- stage 4
245      if (k3 = 0) then
246          sum <= P;
247      elsif (k3 = 7) then
248          oldtemp <= sum + P;
249      else
250          sum <= sum + P;
251      end if;
252
253      -- stage 5
254      C <= OutBlock (n0, m0);
255      D <= CosBlock (n0, 10);
256      temp <= oldtemp;
257      sCount1 <= sCount0;
258      sCount0 <= sCount0 + 1;
259
260      -- stage 6
261      tempProd <= D * temp;
262      oldC <= C;
263      sCount2 <= sCount1;
264
265      -- stage 7
266      Prod <= tempProd;
267      olderC <= oldC;
268      sCount3 <= sCount2;
269

```



```

270         state <= S9;
271
272     when S9 =>
273         -- stage 1
274         A <= InBlock (i0, k0);
275         B <= CosBlock (j0, k0);
276         fCount1 <= fCount0;
277         fCount0 <= fCount0 + 1;
278
279         -- stage 2
280         tempP <= A * B;
281         fCount2 <= fCount1;
282
283         -- stage 3
284         P <= tempP;
285         fCount3 <= fCount2;
286
287         -- stage 4
288         if (k3 = 0) then
289             sum <= P;
290         elsif (k3 = 7) then
291             oldtemp <= sum + P;
292         else
293             sum <= sum + P;
294         end if;
295
296         -- stage 5
297         C <= OutBlock (n0, m0);
298         D <= CosBlock (n0, 10);
299         temp <= oldtemp;
300         sCount1 <= sCount0;
301         sCount0 <= sCount0 + 1;
302
303         -- stage 6
304         tempProd <= D * temp;
305         oldC <= C;
306         sCount2 <= sCount1;
307
308         -- stage 7
309         Prod <= tempProd;
310         olderC <= oldC;
311         sCount3 <= sCount2;
312
313         -- stage 8
314         if (l3 = 0) then
315             OutBlock (n3, m3) := Prod;
316         else
317             OutBlock (n3, m3) := olderC + Prod;
318         end if;
319
320         if (fCount0 = 511) then
321             state <= S10;
322         else
323             state <= S9;
324         end if;

```

```

325
326      -- begin flushing the first mult stages
327      when S10 =>
328          -- stage 2
329          tempP <= A * B;
330          fCount2 <= fCount1;
331
332          -- stage 3
333          P <= tempP;
334          fCount3 <= fCount2;
335
336          -- stage 4
337          if (k3 = 0) then
338              sum <= P;
339          elsif (k3 = 7) then
340              oldtemp <= sum + P;
341          else
342              sum <= sum + P;
343          end if;
344
345          -- stage 5
346          C <= OutBlock (n0, m0);
347          D <= CosBlock (n0, 10);
348          temp <= oldtemp;
349          sCount1 <= sCount0;
350          sCount0 <= sCount0 + 1;
351
352          -- stage 6
353          tempProd <= D * temp;
354          oldC <= C;
355          sCount2 <= sCount1;
356
357          -- stage 7
358          Prod <= tempProd;
359          olderC <= oldC;
360          sCount3 <= sCount2;
361
362          -- stage 8
363          if (l3 = 0) then
364              OutBlock (n3, m3) := Prod;
365          else
366              OutBlock (n3, m3) := olderC + Prod;
367          end if;
368
369          state <= S11;
370
371      -- flushing the first mult stages
372      when S11 =>
373          -- stage 3
374          P <= tempP;
375          fCount3 <= fCount2;
376
377          -- stage 4
378          if (k3 = 0) then
379              sum <= P;

```

```

380         elsif (k3 = 7) then
381             oldtemp <= sum + P;
382         else
383             sum <= sum + P;
384         end if;
385
386         -- stage 5
387         C <= OutBlock (n0, m0);
388         D <= CosBlock (n0, 10);
389         temp <= oldtemp;
390         sCount1 <= sCount0;
391         sCount0 <= sCount0 + 1;
392
393         -- stage 6
394         tempProd <= D * temp;
395         oldC <= C;
396         sCount2 <= sCount1;
397
398         -- stage 7
399         Prod <= tempProd;
400         olderC <= oldC;
401         sCount3 <= sCount2;
402
403         -- stage 8
404         if (l3 = 0) then
405             OutBlock (n3, m3) := Prod;
406         else
407             OutBlock (n3, m3) := olderC + Prod;
408         end if;
409
410         state <= S12;
411
412
413         -- flushing the first mult stages
414         when S12 =>
415             -- stage 4
416             if (k3 = 0) then
417                 sum <= P;
418             elsif (k3 = 7) then
419                 oldtemp <= sum + P;
420             else
421                 sum <= sum + P;
422             end if;
423
424             -- stage 5
425             C <= OutBlock (n0, m0);
426             D <= CosBlock (n0, 10);
427             temp <= oldtemp;
428             sCount1 <= sCount0;
429             sCount0 <= sCount0 + 1;
430
431             -- stage 6
432             tempProd <= D * temp;
433             oldC <= C;
434             sCount2 <= sCount1;

```

```

435
436      -- stage 7
437      Prod <= tempProd;
438      olderC <= oldC;
439      sCount3 <= sCount2;
440
441      -- stage 8
442      if (l3 = 0) then
443          OutBlock (n3, m3) := Prod;
444      else
445          OutBlock (n3, m3) := olderC + Prod;
446      end if;
447
448      state <= S13;
449
450
451  -- flushed the first mult stages; only second mult
452  when S13 =>
453
454      -- stage 5
455      C <= OutBlock (n0, m0);
456      D <= CosBlock (n0, 10);
457      temp <= oldtemp;
458      sCount1 <= sCount0;
459      sCount0 <= sCount0 + 1;
460
461      -- stage 6
462      tempProd <= D * temp;
463      oldC <= C;
464      sCount2 <= sCount1;
465
466      -- stage 7
467      Prod <= tempProd;
468      olderC <= oldC;
469      sCount3 <= sCount2;
470
471      -- stage 8
472      if (l3 = 0) then
473          OutBlock (n3, m3) := Prod;
474      else
475          OutBlock (n3, m3) := olderC + Prod;
476      end if;
477
478      if (sCount0 = 511) then
479          state <= S14;
480      else
481          state <= S13;
482      end if;
483
484  -- begin flushing the second mult stages
485  when S14 =>
486      -- stage 6
487      tempProd <= D * temp;
488      oldC <= C;
489      sCount2 <= sCount1;

```

```

490
491      -- stage 7
492      Prod <= tempProd;
493      olderC <= oldC;
494      sCount3 <= sCount2;
495
496      -- stage 8
497      if (l3 = 0) then
498          OutBlock (n3, m3) := Prod;
499      else
500          OutBlock (n3, m3) := olderC + Prod;
501      end if;
502
503      state <= S15;
504
505
506      -- flushing the second mult stages
507      when S15 =>
508          -- stage 7
509          Prod <= tempProd;
510          olderC <= oldC;
511          sCount3 <= sCount2;
512
513          -- stage 8
514          if (l3 = 0) then
515              OutBlock (n3, m3) := Prod;
516          else
517              OutBlock (n3, m3) := olderC + Prod;
518          end if;
519
520          state <= S16;
521
522      -- flushing the second mult stages
523      when S16 =>
524          -- stage 8
525          if (l3 = 0) then
526              OutBlock (n3, m3) := Prod;
527          else
528              OutBlock (n3, m3) := olderC + Prod;
529          end if;
530
531          state <= S17;
532
533      -- finished with computation. give done signal
534      when S17 =>
535          done <= '1';
536          fCount0 <= (others=>'0');
537          state <= S18;
538
539      -- output the OutBlock matrix
540      when S18 =>
541          dout <= OutBlock (j0, k0);
542          if (fcount0 = 63) then
543              fCount0 <= (others=>'0');
544              state <= S0;

```

```
545         else
546             fCount0 <= fCount0 + 1;
547             state <= S18;
548         end if;
549
550         when others =>
551             end case;
552         end if;
553     end process;
554 end pipe_beh;
```