Title
A Symmetric Dual-Inductor Hybrid Dickson Converter for Direct 48V-to-PoL Conversion

Permalink
https://escholarship.org/uc/item/5j56p957

Authors
Ellis, Nathan M
Pilawa-Podgurski, Robert CN

Publication Date
2022-03-24

DOI
10.1109/apec43599.2022.9773452

Copyright Information
This work is made available under the terms of a Creative Commons Attribution License, available at https://creativecommons.org/licenses/by/4.0/

Peer reviewed
A Symmetric Dual-Inductor Hybrid Dickson Converter for Direct 48V-to-PoL Conversion

Nathan M. Ellis, Robert C.N. Pilawa-Podgurski
Dept. of Electrical Engineering and Computer Sciences
University of California, Berkeley, U.S.A.
Email: nathanmilesellis@berkeley.edu, pilawa@berkeley.edu

Abstract—This work introduces a new Symmetric Dual-Inductor Hybrid (SDIH) Dickson DC-DC converter topology that is suitable for large conversion ratios where regulation is required, such as direct 48 V to Point-of-Load (PoL) applications. A Dickson-type switched-capacitor network is used to effectively produce two interleaved PWM drives with a greatly reduced voltage amplitude relative to the input line voltage, in turn allowing magnetic volume to be reduced while retaining modest switching frequencies. Both even and odd order switched-capacitor networks can be used with straightforward split-phase switching allowing either network type to achieve complete soft-charging of all fly capacitors. Additionally, charge flow is well balanced through all elements, with equal capacitor and inductor values being preferred. Subsequently this topology is expected to simplify component selection, improve electrical and thermal performance, and reduce cost. A discrete prototype measuring 0.176 inch$^3$ demonstrates very high measured power densities of 768 W/in$^3$, 751 W/in$^3$, and 598 W/in$^3$ for regulated output voltages of 3 V, 2 V, and 1 V respectively while switching at a frequency of 750 kHz.

I. INTRODUCTION

As data center power consumption continues to increase, the prevalence of higher bus voltages, including 48 V, have become common place in an attempt to reduce ohmic losses in the power distribution network. However, this shift towards high voltage local power distribution necessitates highly compact power converters with very large conversion ratios and regulation capability, which are situated proximal to the intended low voltage load. As such, significant effort has been put into improved power delivery techniques, with power density being a key metric used in surveying eligible converter architectures. In this work we introduce a new converter topology that is similar to the recently introduced Dual-Inductor Hybrid (DIH) Dickson converter [1]–[4]. However, due to its symmetry the proposed design inherently has balanced charge flow through both of its inductors and all of its switches, simplifying design effort and improving component utilization [5], [6]. To ensure complete soft-charging [7] of all fly capacitors, split-phase switching [4], [8] is required on two pairs of switches for either odd or even order switched-capacitor networks, although; both pairs operate with a 180° phase shift, and as such the timing of only one split-phase event need be calculated in practice.

An earlier rendition of this topology, instead using a Cockcroft-Walton type capacitor network, was alluded to in [9], but suffers from much increased split-phase timing complexity when active devices are used in place of diodes, particularly at higher conversion ratios [10]. Conversely, the switching complexity of the Dickson variant proposed here remains fixed, irrespective of conversion ratio, with straightforward duty-cycle adjustments enabling output regulation.

Section II describes converter operation and briefly calculates both conversion ratio and split-phase timing requirements. Section III showcases a hardware prototype and compares its results with recent state-of-the-art converter solutions. Section IV concludes the paper.

II. PROPOSED SYMMETRIC DUAL-INDUCTOR HYBRID (SDIH) DICKSON CONVERTER

The switching progression for the proposed topology is illustrated in Fig. 2 where all capacitors are set equal in size and where the phases progress left to right, Phase 1A → Phase 1B → Phase 2 → Phase 3A → Phase 3B → Phase 4, before repeating as part of a periodic sequence. Due to the symmetry of the converter, phases {1A, 1B, 2} are largely identical to phases {3A, 3B, 4} respectively. As such, phases within the groupings {1A, 3A}, {1B, 3B}, and {2, 4} are all set equal in duration, simplifying control effort.
Fig. 2: Phase progression of the proposed SDIH-Dickson converter when optimized for step-down split-phase operation. Phases 1 and 3 are split into sub-intervals, A and B, thereby allowing all fly capacitors to undergo complete soft-charging [4], [8]. The four switches requiring split-phase operation are marked with an asterisk (*) and reside only at the extreme ends of the switched-capacitor network when all fly capacitors are set equal.

Fig. 3: Charge flow analysis through phases 1 and 3. Here sub-phases A and B are consolidated for simplicity.

The overall conversion ratio, assuming small inductor current ripple, is deduced by first applying the charge flow analysis described in [5], as depicted in Fig. 3, where relative charge quantities are normalized around the high-side charge quantity, $q$, conducted from $V_{IN}$ during both Phases 1 and 3. Here, we find that each inductor conducts a charge quantity of $N \times q$ during both Phase 1 and Phase 3, where $N$ is the order of the switched-capacitor network. Subsequently the overall converter conversion ratio can be calculated as

$$\frac{V_{IN}}{V_{OUT}} = \frac{I_{OUT}}{I_{IN}} = \frac{2Nq}{T} \times \frac{T}{2q} = \frac{N}{D}$$

(1)

where

$$D = \frac{t_{1A} + t_{1B}}{T} = \frac{t_{3A} + t_{3B}}{T}$$

(2)

and lossless energy transfer is assumed. Note that there exists a maximum allowable duty ratio of $D_{MAX} = 0.5$ above which Phases 1 and 3 begin to erroneously overlap. As such, the minimum conversion ratio is $2N \cdot 1$.

To enable complete soft-charging of all fly capacitors, both Phases 1 and 3 are split into respective sub-phases A and B (as depicted in Fig. 2), effecting a technique termed split-phase switching in [8]. To determine the relative phase duration of Phase 1A with respect to Phase 1B — and likewise for 3A and 3B — split-phase analysis, such as that described in [8] and [11] is applied. By again assuming small inductor current ripple (as in [8]), the relative duration of A and B phases is described by

$$\frac{t_{B}}{t_{A} + t_{B}} = \frac{N - 2}{2N}$$

(3)

However, do note that for finite inductor current ripple, the ideal split-phase timing deviates from that predicted by (3), with $t_{B}$ becoming relatively shorter [3].

III. EXPERIMENTAL RESULTS

A hardware prototype with an $N = 6$ switched-capacitor network, depicted in Fig. 4, was constructed on a 4-layer 0.6 mm thick PCB to validate the proposed topology. Power was delivered to the gate-drivers of all fourteen switches using cascaded bootstrapping [12], as illustrated in Fig. 5. Table I lists all components used. Despite their reduced energy density relative to Class II dielectrics, Class I (C0G) fly capacitors were used here for both their fine matching tolerance, stability, and low loss when subject to large voltage ripple [13], [14]. Figure 6 depicts the converter’s volume breakdown where total converter volume is defined as a best-fit cuboid encompassing the entire design, including input and output capacitors.

Figure 8 plots measured efficiency versus output power at output voltages of 3V, 2V and 1V, and omits a gate drive power loss of 1.62 μJ per switching period to facilitate comparison with data reported in prior art. Here we observe that below an output power of 60 Watts the inductor currents undergo a periodic reverse bias, thereby effecting zero-voltage switching on all switches and yielding a slight efficiency increase.
Fig. 4: Photograph of the constructed SDIH prototype with a capacitor network order of $N = 6$. Due to the proposed topology symmetry, the reverse side is largely identical with inverse component naming on fly capacitors and switches. A best-fit cuboid encompassing all components measures 25.8 mm x 31 mm x 3.6 mm, where the converter’s overall height is limited by through-plane inductors $L_L$ and $L_R$.

Fig. 5: Schematic of the gate driving circuitry and bootstrap power delivery used for all primary switches $S_{L,1-7}$ and $S_{R,1-7}$.

### TABLE 1: COMPONENT DETAILS

<table>
<thead>
<tr>
<th>Component</th>
<th>Details</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_L, L_R$</td>
<td>150nH 35A 0.75mΩ</td>
<td>IHLW-4040CF-11</td>
</tr>
<tr>
<td>$C_{IN, C_{OUT}}$</td>
<td>$2 	imes 2.2\mu F$ 50V X5R 0603</td>
<td>GRT1885T101125KE13D</td>
</tr>
<tr>
<td>$C_{L,1-5}, C_{R,1-5}$</td>
<td>28x 10nF 50V COG 0603</td>
<td>GRM1885C1H103JA01D</td>
</tr>
<tr>
<td>$S_{L,1}, S_{R,1}$</td>
<td>0.63mΩ 25V 298A</td>
<td>IQE006N25LM5C5GMA1</td>
</tr>
<tr>
<td>$S_{L,2-7}, S_{R,2-7}$</td>
<td>1.35mΩ 40V 205A</td>
<td>IQE013N40LM6C5GMA1</td>
</tr>
<tr>
<td>$U$</td>
<td>High-side Gate Driver</td>
<td>LTC4440</td>
</tr>
<tr>
<td>$D_{BT}$</td>
<td>30V 0.5A Schottky</td>
<td>VSK05301006</td>
</tr>
<tr>
<td>$C_1$</td>
<td>2.2µF 35V 0402</td>
<td>CI0355X5R1V225K050BC</td>
</tr>
<tr>
<td>$C_2$</td>
<td>0.1µF 25V 0201</td>
<td>C0603X5R1E104K030BB</td>
</tr>
<tr>
<td>$C_f$</td>
<td>20pF 50V 0201</td>
<td>GRM0335C1H200J0101D</td>
</tr>
<tr>
<td>$R_f$</td>
<td>1000Ω 0201</td>
<td>RMCF0201FT100R</td>
</tr>
</tbody>
</table>

Fig. 6: Volume breakdown of the hardware prototype. Overall converter volume breakdown (left) and component volume breakdown (right).

Fig. 7: Measured waveforms exhibiting large voltage ripple across all fly capacitors (top), implying effective passive utilization. The absence of abrupt voltage transitions on the fly capacitors illustrates complete soft-charging. $f_{SW} = 500$ kHz, $I_{load} = 20$ A. Drain-to-source voltages of switches $S_{L,1}$ and $S_{R,1}$ are also depicted (bottom) and represent the PWM signals presented to inductors $L_L$ and $L_R$. 

$\textbf{f}_{SW} = 500$ kHz, $\textbf{I}_{load} = 20$ A
At heavier loads the voltage ripple on the fly capacitors is increased to the extent that the voltage expressed on \( V_{DS,\ell} \) and \( V_{DS,R1} \) eventually extends to 0 V during Phases 1 and 3, inducing reverse conduction in \( S_{L1} \) and \( S_{R1} \) (waveforms in Fig. 7 are approaching this condition). Once reached, the efficiency sees an additional decrease with body diode conduction losses introduced at heavier loads. To circumvent this occurrence, the Farad value of the fly capacitors, or the converter switching frequency, \( f_{SW} \), may be increased.

We note that switches \( S_{L2-7} \) and \( S_{R2-7} \) were chosen for ease of implementation, given their identical footprint to \( S_{L1} \) and \( S_{R1} \), but are significantly oversized. As such, a future iteration can expect a significant reduction in switching losses.

To exemplify converter operation, Fig. 7 depicts measured voltage waveforms at a relaxed switching frequency of 500 kHz. Bar some imposed measurement and switching noise, all fly capacitors experience gradual voltage transitions, implying complete soft-charging with no abrupt changes in voltage. Moreover, in this demonstration fly capacitors are operated with very large voltage ripple (~5V), indicating very high passive component utilization. Table II compares this work against recent state-of-the-art, demonstrating compelling measured power densities with this design, despite the use of low density Class I dielectrics and greatly oversized switches.

IV. CONCLUSION

This paper demonstrates a new Hybrid Dickson-type topology that is well suited for large regulated conversion ratios, such as 48V-to-PoL applications. Due to the symmetry of the proposed topology, charge flow is equally distributed through all opposing components and the clock timing complexity required — in order to facilitate complete soft-charging of all fly capacitors — is fixed and independent of capacitor network order (odd and even inclusive). Subsequently, a 48 V discrete hardware prototype demonstrates very high power densities of 768 W/in\(^3\), 751 W/in\(^3\), and 598 W/in\(^3\) for regulated output voltages of 3 V, 2 V, and 1 V respectively.

REFERENCES


