Reducing Microfluidic Very Large Scale Integration (mVLSI) Chip Area by Seam Carving

https://escholarship.org/uc/item/60p5k0f2

9781450349727

Crites, Brian
Kong, Karen
Brisk, Philip

2017

10.1145/3060403.3060461

Peer reviewed
Reducing Microfluidic Very Large Scale Integration (mVLSI) Chip Area by Seam Carving

Brian Crites, Karen Kong, Philip Brisk
University of California, Riverside
900 University Ave
Riverside, CA
bcrit001@ucr.edu, kkong006@ucr.edu, philip@cs.ucr.edu

ABSTRACT
This paper introduces a technique based on seam carving to reduce the area of microfluidic Very Large Scale Integration (mVLSI) chips. Seam carving repeatedly identifies small slices of the device that can be safely removed (carved) and patched without adversely affecting device functionality. Using non-linear seam carving we achieve an average improvement of 4.28x in area utilization and an average reduction in fluid routing channel length of 53%.

Keywords
Microfluidics, Seam Carving, mVLSI

1. INTRODUCTION
Laboratories-on-a-chip (LoCs) based on continuous fluid flow microfluidics are widely used for a variety of biochemical applications. Through automation and miniaturization, LoCs offer the benefits of higher throughput, lower sample/reagent usage, and reduced likelihood of human error compared to traditional benchtop chemistry methods.

The primary component of modern LoCs is the microvalve. This device is fabricated using multi-layer soft lithography with two layers of flexible polymer, polydimethylsiloxane (PDMS), mounted on top of a rigid substrate, typically a glass slide. The two logical layers of these devices are the “flow layer,” which transports biological fluids of an assay, and the “control layer,” which provides actuation capabilities. A microvalve forms where a control channel crosses a flow channel. By default, all microvalves are open; pressurizing a control channel closes all of the microvalves that it drives. Components, such as pumps, mixers, switches, etc. can be built from microvalves [6].

As microfluidic Very Large Scale Integration (mVLSI) densities increase [1], designers will require CAD tools to cope with increasing device complexity. Like integrated circuits, an mVLSI chip can be viewed as a netlist, which must be placed and routed, with the restriction that each layer must be planar. Optimal mVLSI physical design has been achieved using integer linear programming [10], however, it is unlikely that this approach will scale to large devices. Meanwhile, tractable heuristics based on planar graph embedding [5] yield solutions that are far from optimal.

This paper adapts seam carving [2], an image size reduction technique, to improve the area utilization of low-quality mVLSI layouts. The basic premise is to identify seams (paths) through the chip which can be removed without adversely affecting device functionality, shortening fluid channels that may be cut. Fig. 1 shows a motivating example. Fig. 1a shows a low quality initial layout [5]. Fig. 1b shows an improved layout, which was derived using linear seam carving, which we introduce in Section 4; on average, linear seam carving improves area utilization by 1.4x and reduces the average fluid routing channel length by 13%. Fig. 1c shows a better result which was obtained with a more aggressive technique, nonlinear seam carving, which we introduce in Section 5; non-linear seam carving improves area utilization by 4.28x on average, while reducing average fluid routing channel length by 53%.

2. RELATED WORK

2.1 Seam Carving
A seam is a path of pixels through an image whose removal minimally degrades image quality. Seams can be identified by converting an image into a weighted graph, where each vertex represents a pixel and each vertex’s weight represents its relative importance to image quality [2]. Seam carving then finds the lowest-cost path from one perimeter edge to its opposite and removes it from the image. The process repeats until the desired reduction in size is achieved.

Figure 1: (a) Shows the benchmarks Synthetic 1 after the baseline placement and routing [5] has completed. (b) is the same benchmark after linear seam carving has been applied, while (c) is after non-linear seam carving has been applied.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

GLSVLSI’17, May 10-12, 2017, Banff, AB, Canada
© 2017 ACM. ISBN 978-1-4503-4972-7/17/05…$15.00
DOI: http://dx.doi.org/10.1145/3060403.3060461

459
2.2 mVLSI Placement

Seam carving can reduce the area of mVLSI chips designed manually, or laid out using sub-optimal heuristic methods such as simulated annealing [7], incremental cluster expansion [9] and extensions to planar graph embedding [5]. Seam carving will not be able to improve an optimal placement result [10] because the existence of a removable seam contradicts the optimality of the result.

3. PRELIMINARIES

The input to seam carving is a placed and routed mVLSI architecture \( A = (C, R, n, m) \), where \( C \) is a set of placed components, \( R \) is a set of routed channel segments, and \( n \) and \( m \) are the respective height and width of the layout. We represent each microfluidic component \( c_i = (x_i, y_i, w_i, h_i) \) using a bounding box: point \((x_i, y_i)\) is the upper-left corner of the component, and \( h_i \) and \( w_i \) are its respective height and width. Each routed channel segment \( r_i = (x_{i,t}, y_{i,t}, x_{i,l}, y_{i,l}) \) is a straight-line connection between points \((x_{i,t}, y_{i,t})\) and \((x_{i,l}, y_{i,l})\); multiple segments may comprise a longer channel with twists and bends. The physical layout process may include an additional parameter, \( \Delta \), which adds white space around each component to improve routability.

In microfluidic devices all space in an architecture can be classified into three categories. Components, which have a fixed height and width; we assume that component dimensions are fixed by fluidic IP designers and cannot be reduced without adversely affecting chip functionality. Fluidic channels, which can be of any length as long as they provide a continuous flow of fluid between source and sink components; channel length can be reduced without altering chip functionality. Free space, which is superfluous, except for the buffer space surrounding each component.

A seam is a path through the architecture that connects one perimeter edge to its opposite and contains no points that are invalid for removal; this ensures that correct device functionality is maintained when the seam is removed. Invalid points include any part of a component (including its buffer space) or a switch at a channel intersection. In the latter case, removal of a switch would require the postprocessor to re-place the switch and reroute its incident fluid channels accordingly; it is preferable to avoid this overhead. Valid points for removal include free space and channel segments that are not part of a switch and would not break the route connection between connected components.

4. LINEAR SEAM CARVING

Linear seam carving restricts seams to be horizontal or vertical straight lines that do not bend. Fig. 2a shows an example mVLSI chip with a loose placement and ample white space. Fig. 2b shows four horizontal seams, two of which intersect fluid channels in the center of the chip. Fig. 2c shows the smaller chip after the four seams are removed. Device functionality is not altered, and the channel connecting the two components is shortened but not disrupted.

4.1 Seam Identification

Linear seam carving employs two Boolean arrays, \( B_v \) and \( B_h \), which respectively represent removable vertical and horizontal seams. Without loss of generality, as we move along the x-axis, \( B_v[i] \) represents a vertical line containing all points within the component having \( i \) as the x-coordinate.
Figure 3: (a) A placed and routed mVLSI netlist; (b) two nonlinear seams identified for removal ($\Delta = 1$); (c) the smaller chip after seam removal.

5.2 Perpendicular Channel Segments

Non-linear seam carving retains the directional approach of its linear counterpart. Seams are first identified along the $x$-axis, with an artificial source connected to all grid positions $G[j][0], \ 0 \leq j \leq m$ and an artificial sink connected to all grid positions $G[j][n], \ 0 \leq j \leq m$, as shown in Fig. 3a. Lee’s Algorithm [3] is repeatedly called to identify seams from source to sink, until no valid paths remain. Fig. 3b shows two non-linear seams, whose removal yields the smaller chip depicted in Fig. 3c. This process then repeats along the $y$-axis.

5.3 Seam Carving

Non-linear seam carving must choose whether to move a component or channel segment endpoint based on the opposite axis along the seam. When carving along the $x$-axis, any component $c_i \in C$ that exists to the right of a seam with $x_i > a_j$ between $b_j \leq y_i \leq d_j$ for any segment $s_i \in S$ will be shifted left to fill the space that has been carved; to do this, set $x_i = x_i - 1$. All channel segments $r_i \in R$ with a source to the right of the seam with $x_i,t > a_j$ and $b_j \leq y_i,t \leq d_j$ will be shifted left to $x_i,t = x_i,t - 1$; all segments with a sink to the right of the seam with $x_i,t > a_j$ and $b_j \leq y_i,t \leq d_j$ will be shifted left to $x_i,t = x_i,t - 1$.

This process then repeats similarly along the $y$-axis.

6. EXPERIMENTAL RESULTS

Our Baseline algorithm is the mVLSI flow layer placer and router described by McDaniel et al. [5]. We implemented the Baseline algorithm in C++, along with linear and non-linear seam carving as post-processing steps. All experiments were run on a 2015 MacBook Pro Laptop with a 2.9GHz Processor and 8GB of RAM. For evaluation, we use a suite of nine benchmarks: AquaFlex-3b and AquaFlex-5a (proprietary netlists provided by Microfluidic Innovations LLC), a bead-based HIV1 immunoassay (Li et al. [4]), a molecular gradients generator (Rhee & Burns [8]), and five synthetic netlists. Our implementation uses a “unitless grid” with a standard buffer size $\Delta = 5$ for all benchmarks. We report the area utilization, (the percentage of the chip area consumed by components; Fig. 5), average channel routing length (Fig. 6), and the average algorithmic runtimes across five runs per algorithm/benchmark (Fig. 7).

Compared to the Baseline placement, linear seam carving marginally improved area utilization and average wire-length, while non-linear seam carving yielded far more significant improvements. The Baseline placer is ineffective because its underlying planar graph embedding algorithm does not try to minimize area, and further loses efficiency as vertices (points) are expanded into 2D components, which necessitates further shifting of components and re-routing of flow channels to eliminate overlap. Seam carving can effec-
tively counteract these inefficiencies, and the results clearly show that there are far more non-linear seams available for removal than linear seams.

The runtimes reported in Fig. 7 include the Baseline placer in all cases. Although its effectiveness is limited, linear seam carving imposes negligible runtime overhead; in contrast, the runtime of non-linear seam carving is inversely proportional to the density of the design, and, as a post-processing step, it often runs longer than the Baseline placer (e.g., Synthetic-1 and -2).

7. CONCLUSION AND FUTURE WORK

Linear and non-linear seam carving can reduce the amount of unused space in an mVLSI chip. Linear seam carving is more conservative and runs faster, improving area utilization by 1.4x and reducing the average wirelength by 13% on average; non-linear seam carving is far more aggressive, improving average area utilization by 4.28x while reducing average wirelength by 53%. Compared to the baseline placer however, this comes at a much greater runtime cost.

Acknowledgement

This work was support in part by NSF Awards #1351115, #1536026 and #1640757.

8. REFERENCES

Microfluidic very large-scale integration for biochips:


