

Lawrence Berkeley National Laboratory

Lawrence Berkeley National Laboratory

Title

High precision thermal stress study on flip chips by synchrotron polychromatic x-ray microdiffraction

Permalink

<https://escholarship.org/uc/item/6z49r0ff>

Author

Chen, Kai

Publication Date

2010-01-31

1

2 High precision thermal stress study on flip chips by synchrotron
3 polychromatic X-ray microdiffraction

4

5 Kai Chen^{1,2}, N. Tamura¹, Wei Tang², M. Kunz¹, Yi-Chia Chou², K. N. Tu², and Yi-
6 Shao Lai³

7 1.Advanced Light Source, Lawrence Berkeley National Laboratory, Berkeley, CA

8 94720

9 2.Department of Materials Science and Engineering, UCLA, Los Angeles, CA 90095

10 3.Advanced Semiconductor Engineering, Kaoshiung, Taiwan 811, Republic of China

11

12

1 **Abstract**

2 The bending and residual stress of flip chips caused by the mismatch of thermal
3 expansion between the chip and the substrate have been measured by polychromatic
4 micro-focused synchrotron X-ray beam. Precise orientation information as a function
5 of position on the chip was obtained from Laue diffraction patterns, so that the
6 bending angle with respect to a reference position at the center of the chip can be
7 calculated at each position. This in turn allows deducing the local curvature of the
8 entire flip chip. Local stress distribution was then mapped by applying a modified
9 Stoney's stress-strain equation to the measured curvature. Our study shows that
10 thermal stress on the circuits and the solder joints in a flip chip strongly depends on
11 temperature and the distance from the center of the chip, indicating that interconnects
12 at the corner and edge of a flip chip are of reliability concerns.

13

1 **I. Introduction**

2 Flip chip is the dominant technology in high-end electronic packaging due to its
3 high packaging density, high speed, and low costs [1]. In this technology, Si chips are
4 attached to organic substrates by an array of solder bumps. Several heating and
5 cooling cycles (reflow) are required during the fabrication procedure. The mismatch
6 of the coefficients of thermal expansion (CTE) of Si and organic substrate will cause
7 thermal stress in the flip chips during the reflow. This thermal stress is known to
8 induce failure, especially in the solder joints at the corners of the flip chip [2] and it is
9 one of the major factors limiting the reliability of flip chip devices. To reduce the
10 thermal stress, a substrate material having the same CTE as Si is ideal. Flame
11 Retardant 4 (FR-4) is currently widely used as the substrate. Furthermore, underfill
12 has been induced between the Si chip and the organic substrate to improve the
13 mechanical behaviors of the assembly [3].

14 The residual stresses have been studied both experimentally [4] and theoretically
15 [5, 6, 7]. The FleXus technique used for the measurement of residual stresses by
16 conventional wafer curvature technique requires the wafer to be at least 3 inch in
17 diameter, and therefore can not be employed in our case where the wafer is less than 1
18 cm². To our knowledge, no high spatial resolution measurements of the stress
19 distribution on flip chips with less than 1 cm² area are reported in the literature. In
20 this article, we report the bending and stress distribution on a flip chip sample as
21 obtained by using the synchrotron X-ray microdiffraction technique at room
22 temperature (RT), 50, 75 and 100 °C [8, 9, 10]. In this technique, a highly brilliant
23 polychromatic X-ray beam produced by a synchrotron radiation source is focused by a
24 pair of Kirkpatrick-Baez mirrors to micron / submicron size. When the microfocused
25 X-ray beam impinges on a crystalline sample where the grain size is bigger than the

1 X-ray beam size, discrete Laue diffraction reflections are produced. With a two-
2 dimensional (2D) X-ray CCD detector Laue diffraction patterns are recorded while
3 the sample is raster-scanned under the microfocused X-ray beam. Laue patterns
4 contain a wealth of information, including phase distribution, crystal orientation,
5 elastic strain / stress, and dislocation densities [11, 12]. The spatial resolution of this
6 technique is only limited by the X-ray spot size and scanning step size.

7

8 **II. Experimental**

9 The Si flip chip used in this study has an area of about $7.6 \text{ mm} \times 7.6 \text{ mm}$, and a
10 thickness of about $750 \text{ }\mu\text{m}$ and has the (100) face parallel to the chip surface. The
11 composition of the solder balls is eutectic Sn-Pb, and their dimensions are about 80
12 μm (height) by $90 \text{ }\mu\text{m}$ (contact opening). The trilayer thin films of the under bump
13 metallurgy (UBM) on the chip side are Al ($\sim 0.3 \text{ }\mu\text{m}$) / Ni (V) ($\sim 0.3 \text{ }\mu\text{m}$) / Cu (~ 0.7
14 μm). On the substrate side, the bond-pad metal layers are Ni ($5 \text{ }\mu\text{m}$) / Au ($0.05 \text{ }\mu\text{m}$).
15 The substrate is a $320 \text{ }\mu\text{m}$ thick FR-4 board, and the length of its side is 2.7 cm [13].
16 The flip chip sample was glued on the substrate side to a copper plate, so that the Si
17 chip was on the top. A copper cartridge heater was clamped under the copper plate,
18 as shown in Figure 1 (a). The dimensions of the copper plate are $3.4 \text{ cm} \times 3.4 \text{ cm} \times$
19 0.9 cm . Its area is thus much larger than the flip chip sample, ensuring a uniform
20 heating of the sample. To measure the bending and stress evolution, the sample was
21 heated to $50 \text{ }^\circ\text{C}$, $75 \text{ }^\circ\text{C}$ and $100 \text{ }^\circ\text{C}$. The temperature of the cartridge heater was
22 controlled within an accuracy of $\pm 2 \text{ }^\circ\text{C}$.

23 The microdiffraction experiment was conducted on Beamline 12.3.2 at the
24 Advanced Light Source (ALS) in Lawrence Berkeley National Laboratory (LBNL)
25 [14]. The energy range of the X-ray beam on this beamline is about 5 keV to 24 keV .

1 The X-ray beam size was about $1 \mu\text{m}^2$ at the focal point. The flip chip sample
2 together with the whole heating system was mounted on the sample stage and tilted by
3 45° with respect to the incident beam [15]. Three cross-lines at the center of the Si
4 chip were scanned each in horizontal and vertical directions with $10 \mu\text{m}$ step size and
5 0.4 sec exposure time as shown schematically by the red dashed lines in Figure 1 (a).
6 The separation between two neighboring scanning lines in either direction was $2 \mu\text{m}$.
7 A Laue diffraction pattern was recorded at each position where the focused X-ray
8 beam interacted with the single crystal Si chip. A MAR133 X-ray CCD detector
9 which served as diffraction detector was mounted about 8 cm above the sample and
10 90° with respect to the incidence beam. An example of the recorded patterns is shown
11 in Figure 1 (b). Note that the scanning step size in this experiment ($10 \mu\text{m}$) was much
12 larger than the X-ray beam spot size (about $1 \mu\text{m}$), so that the spatial resolution for
13 this experiment is only limited by the step size. Higher resolution on the same total
14 range is unpractical due to rather long readout time (~ 5 sec) of the CCD detector
15 available.

16

17 **III. Results and discussions**

18 The Laue patterns collected during the raster scan were automatically indexed
19 and analyzed using the software package XMAS (X-ray Microdiffraction Analysis
20 Software). Indexing the patterns reveals for every scanned point the orientation
21 information with 0.01 degree resolution and expresses it as a 3×3 matrix. From the
22 example shown in Figure 1 (b), one can see that the Si was oriented with $\langle 001 \rangle$ more
23 or less parallel to the out-of-plane (z) direction, and $\langle 110 \rangle$ parallel to the in-plane
24 horizontal (x) and vertical (y) directions. The insert in the top right corner of Figure 1
25 (b) shows the shape of the $(\bar{2}06)$ peak. The peak was streaked significantly due to

1 the fact that the high brilliance and high energy synchrotron X-ray beam penetrate
2 very deep into the Si chip sample. A 15 keV X-ray beam penetrates about 450 μm
3 through Si [16]. We found that most of the peaks were streaked like this in the
4 diffraction patterns. This poses severe limitations on the accuracy and precision of
5 strain / stress values deduced from the relative positions of the diffracted spots as
6 routinely done with X-ray microdiffraction data. Firstly, the precise position of the
7 streaked peaks is ambiguous thus posing a direct limitation on the measurement.
8 Furthermore, the penetrating X-ray beam probes the strain at varying depth levels.
9 From strain theory, the strain distribution along the depth of a bent material is non-
10 uniform with the sign of the strain changing across the neutral plane. A strain tensor
11 directly deduced from the diffraction pattern represents a strain average over the
12 whole diffraction volume. Thus, this value tends to be close to zero due to
13 cancellation, since the penetration depth of the X-rays reaches below the neutral plane.
14 There are two possible ways to circumvent this problem: one is to apply three-
15 dimensional microdiffraction technique [17, 18, 19, 20, 21], which directly provides
16 depth resolved strain / stress information. The drawback is a complicated and time-
17 consuming experimental and data analysis procedure. The second way offers a
18 simpler alternative by calculating the strain / stress indirectly from the curvature of
19 the Si surface, as shown in this report.

20 While the penetration of the X-rays deep into the sample severely decreases the
21 strain resolution obtained from the diffraction spots, its effect on the relative
22 orientation is negligible. This is because the diffraction volume is uniform over the
23 entire scan range. Any artifact in orientation stemming from the streaked reflections
24 is thus constant over the measured range. Therefore, the relative change of
25 orientation, which is a measure of the curvature of the Si chip remains unaffected.

1 Taking the orientation matrix at the center spot of the Si chip as reference and
2 comparing the orientation matrix at each individual diffraction spot to this reference
3 point, the bending angle and bending direction of the entire Si chip can be precisely
4 calculated.

5 The bending direction study showed that the sample is bent along the negative y
6 direction (in sample coordinates) on the left half and along the positive y direction on
7 the right half of the scanning-line (clockwise rotation is defined as positive bending).
8 The total bending of the Si chip is therefore dome-like. This is consistent with the
9 fact that the FR-4 substrate has a much bigger CTE than Si, thus the lower surface of
10 the Si chip will be under compression when cooling down from high temperature.

11 The bending angles at each position along the horizontal scanning lines are
12 averaged over the three lines and shown in Figure 2 (a) as black and red dots for the
13 room temperature (RT) and 50 °C measurements, respectively. The error bars are
14 deduced from the data scatter of the 3 independent measurements. We find the errors
15 to be very small, which confirms that the sample stage is stable and the data
16 reproducible. Furthermore, the separation among the three scanning lines (4 μm) is
17 negligible with respect to the width of the Si chip (7.6 mm), so that the curvature
18 along these lines is identical within the accuracy of the measurements. The bigger
19 errors at 50 °C compared to RT is assumed to be due to temperature fluctuation. The
20 curves seem discontinuous where the bending angles are below the resolution of this
21 technique. The diffraction data collected from the vertical scans were also analyzed
22 and it was found that the bending angles are very similar to the horizontal scans,
23 which means that the bending of the Si chip was axisymmetric (radial symmetric) and
24 the symmetry axis was the center point of the Si chip. Therefore, the two curves
25 shown in Figure 2 (a) are best fitted by a polynomial of odd order:

1
$$\theta = ar + br^3 \quad (1)$$

2 where θ is the bending angle, r is the distance from the diffraction spot to the center of
 3 the Si chip, and a and b are constants. The bending angle θ indicates the slope angle
 4 at each position on the Si surface. The shape of the Si chip can be expressed by
 5 integrate the bending angle over the distance from the center:

6
$$z = -\int \theta dr = -\left(\frac{1}{2}ar^2 + \frac{1}{4}br^4\right) \quad (2)$$

7 where z is the relative height of the Si chip surface. Since the Si chip is dome-shaped,
 8 which means the center point is the highest and the edge is the lowest, a negative sign
 9 is added in Eqn. (2). The shapes of the Si chip at RT and 50 °C are shown in Figure 2
 10 (b) with black and red curves, respectively.

11 Since the bending is caused by the thermal stress coming from the mismatch of
 12 CTE between the Si chip and the FR-4 substrate, and solders and underfill were
 13 employed to join the chip and the substrate, we approximate solders, underfill, and
 14 FR-4 substrate as a continuous film, allowing Stoney's equation to estimate the local
 15 stress on this film [22]. However, some of the assumptions underlying the original
 16 Stoney's equation (e.g. that all surviving stress and curvature are spatially uniform
 17 over the system surface which is studied) are obviously violated in our case. During
 18 the last decades, various modifications of Stoney's equations were derived calculating
 19 the residual stress in the bent materials with non-uniform temperature [23], non-
 20 uniform film thickness [24, 25], and non-uniform curvature [26]. In this report we
 21 apply the modified Stoney's approach for our non-uniform material. The two
 22 surviving components of curvature in our axisymmetric system are expressed by:

23
$$\begin{aligned} \kappa_{rr} &= \frac{\partial^2 z}{\partial r^2} = a + 3br^2 \\ \kappa_{\theta\theta} &= \frac{1}{r} \frac{\partial z}{\partial r} = a + br^2 \end{aligned} \quad (3)$$

1 where κ is the curvature, and the subscripts rr and $\theta\theta$ refer to radial and
 2 circumferential directions, respectively. The average equibiaxial film stress σ_{film} is
 3 calculated from:

$$4 \quad \sigma_{\text{film}} = \frac{1}{2}(\sigma_{rr} + \sigma_{\theta\theta}) = \frac{Y_s t_s^2}{12 t_f (1 - \nu_s)} \left[\kappa_{rr} + \kappa_{\theta\theta} + \frac{1 - \nu_s}{1 + \nu_s} (\kappa_{rr} + \kappa_{\theta\theta} - \overline{\kappa_{rr} + \kappa_{\theta\theta}}) \right] \quad (4)$$

5 where Y, t, and ν are the Young's modulus, thickness, and Poisson's ratio,
 6 respectively, the subscripts s and f denote the substrate (Si chip in this case) and the

7 film, $\overline{\kappa_{rr} + \kappa_{\theta\theta}} = \frac{1}{A} \iint_A (\kappa_{rr} + \kappa_{\theta\theta}) dA$, respectively (A is the area of the chip). The

8 substitution of Eqn (3) into Eqn (4) yields:

$$9 \quad \sigma_{\text{film}} = \frac{Y_s t_s^2}{12 t_f (1 - \nu_s)} \left[2a + 4br^2 + \frac{1 - \nu_s}{1 + \nu_s} \left(4br^2 - \frac{2}{3} bA \right) \right] \quad (5)$$

10 Because the curvature is not spatially uniform over the entire Si surface, in-
 11 plane shear stress σ_{film} exists in the film, as well as the shear stress $\tau_{\text{interface}}$ at the
 12 interface of the Si and the film, which are estimated by applying:

$$13 \quad \sigma_{\text{shear}} = \frac{1}{2}(\sigma_{rr} - \sigma_{\theta\theta}) = -\frac{Y_f t_s}{3(1 + \nu_f)} [\kappa_{rr} - \kappa_{\theta\theta}] = -\frac{2Y_f t_s}{3(1 + \nu_f)} br^2 \quad (6)$$

$$14 \quad \tau_{\text{interface}} = \frac{Y_s t_s^2}{6(1 - \nu_s^2)} \frac{d[\kappa_{rr} + \kappa_{\theta\theta}]}{dr} = \frac{4Y_s t_s^2}{3(1 - \nu_s^2)} br \quad (7)$$

15 We notice that similarly to the original Stoney's equation, the average
 16 equibiaxial stress in the film is independent of Young's modulus and Poisson's ratio
 17 of the film (Eqn 5), but the in-plane shear stress in the film is depending on the
 18 mechanical properties of the film materials (Eqn 6 and Eqn 7). We take the Young's
 19 modulus for the mixed film equal to the modulus of tin, which is 50 GPa, and the
 20 Poisson's ratio equal to 0.5, and we assume the Young's modulus and Poisson's ratio
 21 to be constant as a function of temperature, then the components of the stress are

1 estimated and shown in Figure 3. From Figure 3 (a), we can see that the film is under
2 tensile stress and stress level at the center is about 40 MPa at RT, while stress at the
3 edge is ~ 5 times lower. When temperature is increased, the tension is greatly relaxed.
4 At 50 °C, the stress at the edge is almost completely relaxed, comparing to half
5 relaxation at the center of the flip chip. Figure 3 (b) shows that the shear stress at the
6 interface of the Si chip and the mixed film is about twice as high as the in-plane shear
7 stress in the mixed film, which indicates a severe reliability concern that the
8 integrated circuits which are deposited on the Si chip are subjected to higher shear
9 stress than the solder joints. Shear stress is also relaxed at enhanced temperature;
10 however, the relaxation rate is much slower than the equibiaxial stress. For example,
11 only 30% of the interface shear stress is relaxed at the edge when the temperature is
12 increased from RT to 50 °C. The estimation of the errors caused by the inaccuracy of
13 curvature measurement and the repeatability of the sample position is found to be
14 smaller than 0.3 % of the calculated values, which indicate that the main errors of this
15 method are not caused by the experimental measurements.

16 The bending was also measured as the flip chip sample was heated to 75 °C and
17 100 °C; however, the bending angle was below the angular resolution (0.01 degree) of
18 the synchrotron X-ray microdiffraction technique since the thermal stress was relaxed
19 at high temperature. As a result, the curvature and the stress distribution on the
20 sample surface couldn't be detected.

21 To estimate the stress resolution by using this technique, we assume the bending
22 angle from the center to the edge of the Si chip to be equal to the orientation
23 resolution, 0.01 degree, and the curvature to be uniform over the entire chip surface,
24 then the curvature radius is calculated to be 22 m. Therefore the average stress on the

1 solder / underfill / substrate mixed film is calculated by applying the original Stoney's
2 equation:

$$3 \quad \sigma_{film} = \frac{t_s^2}{6rt_f} \left(\frac{Y}{1-\nu} \right)_s = 2.0MPa$$

4 This estimation indicates that the stress measurement averages based on the curvature
5 detection by synchrotron polychromatic x-ray microdiffraction is very sensitive even
6 to values as low as 2.

8 **IV. Conclusion**

9 In this article, we reported the application of the synchrotron X-ray
10 microdiffraction technique on the stress measurement of the non-uniformly bent Si
11 surface on flip chips. The local stress distribution over the flip chip was calculated
12 based on the measured curvature distribution and a modified Stoney's equations. The
13 calculation error mainly comes from the unknown mechanical property constants of
14 mixed film (Y_f and ν_f), and deviations from the assumptions based on which the
15 modified Stoney's equations were derived. For example, the thickness of the Si chip
16 is much larger than that of the film ($t_s \gg t_f$). We can conclude from the estimation
17 that the average equibiaxial stress, which comes from the mismatch of the CTE of
18 different layers of the flip chip structure, strongly depends on temperature. More than
19 50% of the stress is relaxed when temperature is increased by 25 °C from RT. The
20 shear stress at the interface of the Si chip and the mixed film, caused by the non-
21 uniformity of the bending curvature, is linearly proportional to the distance from the
22 sample center, so that the printed circuits and the solder joints at the edge of the chip
23 are subjected to a higher level of shear stress.

24

1 **Acknowledgment:** The authors at UCLA would like to acknowledge the support
2 from SRC contract KJ-1772 and Seoul Technopark. The Advanced Light Source is
3 supported by the Director, Office of Science, Office of Basic Energy Sciences,
4 Materials Science Division, of the US Department of Energy under Contract No. DE-
5 AC02-05CH11231 at Lawrence Berkeley National Laboratory. The micro-diffraction
6 program at the ALS on beamline 12.3.2 was made possible by NSF grant # 0416243.

7

8 **References:**

- [1] J. H. Lau, *Flip Chip Technologies*, McGraw-Hill, New York (1995)
- [2] J. W. Jang, C. Y. Liu, P. G. Kim, K. N. Tu, A. K. Mal, and D. R. Frear, *J. Mater. Res.* **15**, 1679 (2000)
- [3] K. N. Tu, *Solder Joint Technology: Materials, properties, and reliability*, Springer, New York (2007)
- [4] M. L. Sham, and J. K. Kim, *Electron. Packag.* **127**, 47, (2005)
- [5] S. Rzepka , M. A. Korhonen , E. Meusel , and C. Y. Li, *ASME J. Electron. Packag.* **120**, 342, (1998)
- [6] P. Su, S. Rzepka, M. Korhonen, and C. Y. Li, *J. Electron. Mater.* **28**, 1017 (1999)
- [7] P. Palaniappan, and D. F. Baldwin, *Microelectron. Reliab.* **40**, 1181 (2000)
- [8] C. E. Murray, H. F. Yan, I. C. Noyan, Z. Cai, and B. Lai, *J. Appl. Phys.* **98**, 013504 (2005)
- [9] H. F. Yan, C. E. Murray, and I. C. Noyan, *Appl. Phys. Lett.* **90**, 091918 (2007)
- [10] Y. Takahashi, Y. Nishino, H. Furukawa, H. Kubo, K. Yamauchi, T. Ishikawa, and E. Matsubara, *J. Appl. Phys.* **105**, 124911 (2009)

- [11] N. Tamura, A. A. MacDowell, R. S. Celestre, H. A. Padmore, B. C. Valek, J. C. Bravman, R. Spolenak, W. L. Brown, T. Marieb, H. Fujimoto, B. W. Batterman, and J. R. Patel, *Appl. Phys. Lett.* **80**, 3724 (2002)
- [12] I. C. Noyan, and J. B. Cohen, *Residual Stress Measurement by Diffraction and Interpretation*, Springer, New York (1987)
- [13] A. T. Huang, A. M. Gusak, K. N. Tu, and Y. -S. Lai, *Appl. Phys. Lett.* **88**, 141911 (2006)
- [14] M. Kunz, N. Tamura, K. Chen, A. A. MacDowell, R. S. Celestre, M. M. Church, S. Fakra, E. E. Domning, J. M. Glossinger, D. W. Plate, B. V. Smith, T. Warwick, V. V. Yashchuk, H. A. Padmore, and E. Ustundag, *Rev. Sci. Instrum.* **80**, 035108 (2009)
- [15] K. Chen, N. Tamura, M. Kunz, K. N. Tu, and Y. S. Lai, *J. Appl. Phys.* **106**, 023502 (2009)
- [16] http://henke.lbl.gov/optical_constants/atten2.html
- [17] B. C. Larson, W. Yang, G. E. Ice, J. D. Budai, and J. Z. Tischler, *Nature*, **415**, 887 (2002)
- [18] W. Yang, B. C. Larson, G. E. Ice, J. Z. Tischler, J. D. Budai, K. S. Chung, and W. P. Lowe, *Appl. Phys. Lett.* **82**, 3856 (2003)
- [19] B. C. Larson, W. Yang, J. Z. Tischler, G. E. Ice, J. D. Budai, W. Liu, and H. Weiland, *Int. J. Plast.* **20**, 543 (2004)
- [20] L. E. Levine, B. C. Larson, W. Yang, M. E. Kassner, J. Z. Tischler, M. A. Delos-Reyes, R. J. Fields, and W. Liu, *Nature Mater.* **5**, 619 (2006)
- [21] G. E. Ice, *Metall. Mater. Trans. A* **39**, 3058 (2008)
- [22] G. G. Stoney, *Proc. R. Soc. London* **A82**, 172 (1909)
- [23] Y. Huang, and A. J. Rosakis, *J. Mech. Phys. Solids* **53**, 2483 (2005)

[24] D. Ngo, X. Feng, Y. Huang, A. J. Rosakis, and M. A. Brown, *Int. J. Solids Struct.* **44**, 1745 (2007)

[25] M. A. Brown, A. J. Rosakis, X. Feng, Y. Huang, and E. Ustundag, *Int. J. Solids Struct.* **44**, 1755 (2007)

[26] Y. Huang, D. Ngo, and A. J. Rosakis, *Acta Mech. Sinica* **21**, 362 (2005)

Figure captions:

Figure 1 (a) Flip chip sample attached on copper plate. The scanned lines are indicated by the dashed red lines. The sample coordinates used in this article are shown below the photo. (b) A Laue diffraction pattern taken at the center of the Si chip, with the enlarged $(\bar{2}06)$ peak shown in the inserted box.

Figure 2 (a) Experimentally measured bending angles and (b) fitted sample surface shapes as a function of the distance to the center of the Si chip at RT and 50 °C, respectively.

Figure 3 Spatial distributions of (a) average equibiaxial stress in the underfill / solder / substrate film and (b) in-plan and interface shear stress.






FIG. 1. (Color online) (a) Flip chip sample attached on copper plate. The scanned lines are indicated by the dashed red lines. The sample coordinates used in this article are shown below the photo. (b) A Laue diffraction pattern taken at the center of the Si chip, with the enlarged $(\bar{2}06)$ peak shown in the inserted box.



(a)



(b)

FIG. 2. (Color online) (a) Experimentally measured bending angles and (b) fitted sample surface shapes as a function of the distance to the center of the Si chip at RT and 50 °C, respectively.




FIG. 3. (Color online) Spatial distributions of (a) average equibiaxial stress in the underfill/solder/substrate film and (b) in-plan and interface shear stress.