

# Lawrence Berkeley National Laboratory

## Lawrence Berkeley National Laboratory

### **Title**

A MODULAR 125 PS RESOLUTION TIME INTERVAL DIGITIZER FOR 10 MHz  
STOP BURST RATE AND 33 MS RANGE

### **Permalink**

<https://escholarship.org/uc/item/7rq4894h>

### **Author**

Turko, Bojan

### **Publication Date**

1979-01-29

Presented at the 1978 Nuclear Science  
Symposium, Washington, D. C.,  
October 18-20, 1978<sub>8</sub>


LBL-8311

MASTER

A MODULAR 125 PS  
RESOLUTION TIME INTERVAL DIGITIZER  
FOR 10 MHz STOP BURST RATE AND 33 MS RANGE

Bojan Turko

Prepared for the U. S. Department of Energy  
under Contract W-7405-ENG-48



A MODULAR 125 PS RESOLUTION TIME INTERVAL DIGITIZER FOR  
10 MHz STOP BURST RATES AND 33 MS RANGE

Bojan Turko\*

Abstract

A high resolution multiple stop time interval digitizer is described. It is capable of resolving stop burst rates of up to 10 MHz with an incremental resolution of 125 ps within a range of 33 ms. The digitizer consists of five CAMAC modules and uses a standard CAMAC crate and controller. All the functions and ranges are completely computer controlled. Any two subsequent stop pulses in a burst can be resolved within 100 ns due to a new dual interpolation technique employed. The accuracy is maintained by a high stability 125 MHz reference clock. Up to 131 stop events can be stored in a 48-bit, 10 MHz derandomizing storage register before the digitizer overflows. The experimental data are also given.

Introduction

Time-of-flight digitizers are widely used in experimental high energy nuclear physics<sup>1-6</sup> and laser ranging.<sup>7</sup> Basically, they are high resolution fast multiple stop clocks covering time ranges from a microsecond to tens of milliseconds. Each time cycle is initiated by a start pulse. Stop pulses are generated as various particles hit detectors. The digitizer has to resolve the time interval between the start and any of the stops in a very short time in order to be ready for another stop event as soon as possible. Any single stop in a burst that is accepted within the time range will be digitized within a time interval which we will refer to as the "stop deadtime". During this interval other stop signals will be rejected. Therefore, deadtime has to be small, especially when high stop rates are expected. Most digitizers that have been reported thus far, offer either a high time resolution (100 ps) but long stop deadtimes (5  $\mu$ s) or high stop burst rate capability (10 MHz) but relatively low resolution (1 ns). An additional common problem all multiple stop digitizers share is a lack of a fast and reasonably large temporary register for the data. A direct transfer of stop burst data between the digitizer and even the fastest processors is still too slow, resulting in high stop event losses. In this paper a time-of-flight digitizer is described (further on referred to as Digitizer) that combines a high time resolution (125 ps) with low stop deadtime (100 ns). In addition, the Digitizer has a 131-stage fast derandomizing register for storing 48-bit words at the rates exceeding 10 MHz. The digitizer covers time ranges from 8  $\mu$ s to up to 33 ms. Any range length can be computer programmed in 8  $\mu$ s steps. The Digitizer system consists of 5 CAMAC modules and uses a standard CAMAC crate and controller.

The circuits employed in fast systems dissipate a lot of power. Thermal problems are quite serious, especially in a CAMAC environment. The Digitizer was designed to use a minimum of fast discrete and fast integrated circuits.

Each of the five Digitizer modules was made to perform the assigned functions with a minimum of wired interconnections in order to simplify servicing and

\*Bojan Turko, Lawrence Berkeley Laboratory, University of California, Berkeley, California 94720

reduce crosstalk. The modules and their basic functions are:

Clock and Calibrator Module. This module contains a high stability oven controlled 125 MHz clock reference and clock pulse shaping circuitry. Also it comprises a precision time marker generator for testing the Digitizer.

Dual Interpolator. This is an analog module for the synchronization of the external input start and stop signal with the 125 MHz clock. A new dual interpolation method is used. The stretching of the small fraction of the clock pulse at the beginning and the end of the measured time interval takes place twice, each time by a factor of eight. A great reduction in interpolation deadtime is thus achieved. The interpolator resolves the measured time intervals to 1/64th of the clock pulse period (125 ps), requiring an average of 100 ns for the conversion.

Fast Logic Module. This module contains fast ECL logic circuits, counters and registers, for the digitizing of the analog signals provided by the dual interpolator. Also, it contains input circuits and fast storage for the 18 external tag signals. Tags serve for identification of the individual stop pulses, accepted by the Digitizer.

Slow Logic Module. This module contains the bulk of the logic circuits, that perform the counting, arithmetic operations and derandomizing of data. Also, it stores the computer instructions via CAMAC (such as: the Digitizer's range, conversion deadtime and enable time), displays all the data, and provides the transfer of data to the FIFO register.

FIFO Register. This register is a fast derandomizing data storage. It can store 128 words of 48-bit data from the Slow Logic Module at the rates exceeding 10 MHz. The register output can be read via CAMAC at the rates and times independent of the input data rates. A standard CAMAC Crate Controller is required for communication between the Digitizer and the available processor.

Digitizer System Description

Typical application of the Digitizer is for nuclear time-of-flight measurements. A pick-off from the accelerator pulse provides the start signal to the Digitizer. The shower of nuclear particles spread out during the time-of-flight, hits one or more detectors and generates a burst of stop pulses. A sequence of such events is illustrated in Fig. 1. The general block diagram of the Digitizer is shown in Fig. 2 and Fig. 3. Only a start pulse, coincident with the external start enable pulse will be accepted by the Digitizer. From the leading edge of the start pulse, the stop times can be resolved in 125 ps increments throughout the preselected time range  $T_R$  in Fig. 1. Start busy signal is available for the monitoring and external timing. During the  $T_R$  no other start input can be accepted. The time range length is determined by the status of the 12-bit Range Register (Fig. 2). It can be reloaded by a CAMAC command at any time. At the beginning of each start cycle, the content of the Range Register (RR) is read

into the Range Counter (RC). RC is advanced by counting the 8  $\mu$ s long clock pulses generated from 125 MHz Master Counter (MC2). The range time ends when RC is overrun. A master clear pulse is then generated, restoring the Digitizer to the initial conditions. A new start pulse can then be accepted.

Each time the Digitizer accepts a start pulse, the gated Deadtime Clock is started, having the clock period determined by the length  $T_D$  of a delay line DL.

Also, an Enable/Deadtime counter (DC) is loaded from Enable Register (ER). The number of deadtime clock pulses that are needed to bring DC to zero is equal to the content of the ER. At this point the stop input of the Digitizer is internally enabled and a Stop Enable signal output is also available for external timing. DC and ER have a 12-bit range and if a 100 ns deadtime clock period was selected by using the right length of DL, the enable time covers a range from 100 ns to 0.4 ms in 100 ns increments.

When enabled, the Digitizer will accept stop pulses which are coincident with the stop enable signal at the input of the dual interpolator.  $S_{p1}$  in Fig. 1 will thus be the first accepted stop. Stop input circuit remains busy and cannot accept other stops for the duration of the valid stop signal. An average time of 100 ns is needed to digitize the "first stop" interval ( $T_1$ ) in the Master Counter (MC). The "Coarse" Counter (CC) and the "Fine" Counter (FC), and transfer the data into the corresponding registers (MR, CR and FR). A "first stop" system tag is also generated and strobed into registers along with  $T_1$  marking the beginning of each stop pulse burst after a new start.

The valid stop output is most useful in calculating statistical corrections for the losses, especially at high stop pulse rates. Fixed stop deadtime of constant duration, that the Digitizer provides, simplifies the calculation of the correction. Longer Digitizer stop deadtimes are often needed, when additional information describing a particular stop pulse is to be strobed into the registers along with the digital time information. External 18 tag inputs are available for recording the amplitude of the stop signal and its detector number in the Tag latch (TL). The minimum stop deadtime of 100 ns can be made longer by the deadtime counter. The deadtime clock is started once for each valid stop and Deadtime Register (DR) data is strobed into the DC. The valid stop time will be increased by 100 ns for each of the DC clock pulses counted. The deadtime range is 12 bits, the same as the enable time range. The deadtime can be changed any time if DR is reloaded by a new CAMAC command.

In Fig. 1, only the stops  $S_{p2}$  to  $S_{p4}$  met the acceptance conditions. They were tagged and quickly shifted through the registers. There are three groups of fast derandomizing registers that also gradually perform some arithmetic functions to be described later (Figs. 2 and 3). Each transfer requires less than 100 ns. A Summing Counter (SC) (the third register stage) delivers each completed stop event to the 128-stage FIFO register for fast storage in 48-bit words.

The CAMAC readout from FIFO to a computer is comparatively slow for the high stop event rates that the Digitizer can provide. There is a high probability of having some stop events rejected because of the register space shortage. Any stop event that cannot be transferred because all of the registers are busy

will have the valid stop time (and thus the deadtime) stretched beyond the preset stop deadtime. Such stop event will be eventually transferred into the register, but along with a "buffer full" system tag. The average deadtime of the tagged stop burst is longer than the deadtime of one that is untagged. The incomplete burst can be either rejected or the appropriate statistical corrections made.

### Dual Interpolation Principle

Interpolation techniques are often used for digitizing time intervals which are smaller than one full reference clock pulse and therefore can not be resolved by simple counting (see the Refs.). An example of single interpolation is shown in Fig. 4, line 4, where an interval  $T_{ab}-T_0/2$  is stretched and then digitized.

capacitor is charged by a constant current for a duration of the time interval  $T_{ab}-T_0/2$ . At point b which is coincident with a clock pulse, the charging current is turned off. The capacitor is then brought to its initial level by a discharge current which is K times smaller than the charge current. The resulting stretched time interval  $T_{bc}$  is therefore K times longer than  $T_{ab}-T_0/2$ .  $T_{bc}$  can be digitized by counting the number of clock pulse periods. The time resolution in digitizing  $T_{ab}$  is thus increased by a factor of K. High resolutions can be achieved by using either higher clock frequencies and/or a large K, but the conversion time may be prohibitively long.

In order to shorten the conversion time, a new dual interpolation technique is used. Interval  $T_{ab}-T_0/2$  is first stretched  $K=K_C$  times into a "coarse" interval  $T_{bc}$ .  $K_C$  is low enough so that the maximum conversion time is short. The small time interval ( $T_{cd}$ ) (line 5) between the end of  $T_{bc}$  and the second following clock pulse is stretched once again by a factor  $K_F$  into a "fine" interval  $T_{de}$ .  $T_{de}$  is digitized by counting  $N_F=T_{de}/T_0$  clock pulses. Each fraction of the "coarse" interval that equals  $T_0$  is thus worth  $K_F$  "fine" clock pulses. Since each fraction of  $T_{ab}$  that equals  $T_0$  is worth  $K_C$  clock periods, each "fine" count is equivalent to  $T_0/K_C K_F$ . The net result is equivalent to an interpolation, where  $T_{ab}-T_0$  would be stretched by a factor  $K=K_C K_F$ , and then digitized by counting  $N=K_C K_F T_{ab}/T_0$  clock pulses. Each count then represents an increment of  $T_0/K$ . The total conversion time  $T_S$  that would be required for such a single interpolation is

$$T_S = (1+K)(T_{ab}-T_0/2), \text{ or}$$

$$T_S = (1+K_C K_F)(T_{ab}-T_0/2) \quad (1)$$

where  $T_0/2$  is a constant, selected to reduce the conversion time and

$$K=K_C K_F \quad (2)$$

$K_C$  and  $K_F$  are the "coarse" and the "fine" conversion ratios. The dual interpolation as illustrated in Fig. 4 (lines 4 and 6) that would give the same resolution as the single interpolation in Eq. 1 requires a total conversion time of

$$T_D = T_{ab} + T_{bc} + T_{cd} + T_{de} = (1+K_C)(T_{ab}-T_0) + (1+K_F)T_{cd} \quad (3)$$

The dual interpolation conversion time is thus shorter by the ratio  $T_s/T_d$ . The worst case is when

$(T_{ab}-T_o) = T_{cd}$ , giving the ratio

$$T_s/T_d = (K_C K_F + 1)/(K_C + K_F + 2) = (K+1)/(K_C/K_C^2 + 2KC + K) \quad (4)$$

Eq. (4) has a maximum when  $d(T_s/T_d)/dK_C = 0$ , i.e.,

$$K_{C \max} = K_{F \max} = \sqrt{K} \quad (5)$$

These are the optimum  $K_C$  and  $K_F$  for the shortest dual conversion. Eq. (4) then becomes

$$(T_s/T_d)_{\max} = (K+1)/2(\sqrt{K}+1) \sim \frac{1}{2}\sqrt{K} \quad (\text{when } K \text{ is large}) \quad (6)$$

When a "fine" conversion starts, the "coarse" conversion is already completed. The next "coarse" conversion of a new event can start even if the "fine" conversion of the previous event is still in progress. The total conversion time is then only slightly longer than a single "coarse" conversion. The total conversion time is thus further reduced almost by a factor of two:

$$(T_s/T_d)_C = (K+1)/(\sqrt{K}+2) \quad (7)$$

The resolution required by the digitizer described in this report was 125 ps. A clock frequency of 125 MHz was selected, i.e.  $T_o = 8$  ns. Therefore  $K=64$ , thus if  $K_C=K_F=8$ , we find  $(T_s/T_d)_C = 6.5$ . The total dual interpolation time is therefore 6.5 times shorter than a conventional single interpolation with the same  $T_o$ .

Due to the very short conversion time there is no need for two separate start and stop interpolators. The same dual interpolator performs both start and stop conversions by feeding both start and stop pulses into the same input. Virtual immunity to the temperature change is thus achieved because the interpolator is self tracking. For the same reason, large variations in stop pulse burst rates do not affect the stability of the measurement. If separate interpolators are used, a significant time drift may result if there is a large difference between start and stop signal rates.

In Fig. 4 a start pulse is shown, at the point a, followed by a stop pulse at f. The measured time interval  $T_{af}$  can be split into three fractions.

$$T_{af} = T_{ab} + T_{bg} - T_{fg} \quad (8)$$

$T_{ab}$  is the fraction of  $T_{af}$  between the leading edge of the start pulse and the second following clock pulse at b, and  $T_{fg}$  is the fraction between the leading edge of the stop pulse and the second following clock pulse at g. The acceptance of the start pulse and later on of the stop pulse will cause two "coarse" - "fine" conversions in the dual interpolator. In order to shorten the "coarse" conversion time, the conversion start is delayed by  $T_o/2$  (see line 4) so that

$$T_{ab} - T_o/2 = K_C(T_{bd} - T_{cd}) \quad (9)$$

$T_{bd}$  is the "coarse" gate signal spanning a total of  $N_{bd}$  full clock intervals,  $T_{cd}$  (line 6) is the time fraction between the end of the "coarse" start con-

version and the second following "coarse" clock pulse.

$$T_{cd} - T_o/2 = K_F T_{de} \quad (10)$$

$T_{de}$  is the "fine" start gate signal, digitizing  $N_{de}$  "fine" clock pulses. The stop pulse, accepted at the point f, will be followed by a similar sequence of pulses:

$$T_{fg} - T_o/2 = K_C(T_{gi} - T_{hi}) \quad (11)$$

$$T_{hi} - T_o/2 = T_F T_{ik} \quad (12)$$

Combining Eqs. 9 to 12, the Eq. 8 becomes

$$T_{af}/T_o = (N_A + N_{dg}) \cdot (N_{gi} - N_{hd})/K_C + (N_{ik} - N_{de})/K_C K_F \quad (13)$$

At the point b the clock pulses are enabled until the digitizer is master cleared at the end of the preset time range. The counting of the clock pulses during the "real" time interval  $T_{hg}$  is shared by the auxiliary counter (AC) and the Master Counter (MC) in Fig. 2. AC starts first to count only 8 initial clock pulses during the period  $T_A$  and then switches the counting to MC. AC also generates a carry signal in the space half-way across  $T_A$  which adds missing 8 counts to MC in advance. Thus MC idles during  $T_A$  following each accepted event, allowing the strobing of data from it (waveform 21) into the Master Register (MR). MC, resuming the counting after each  $T_A$ , retains thus the correct digital reference to the initial start point b. Transfer of data follows from the "Coarse" Counter (CC) into the "Coarse" Register (CR) and from the "Fine" Counter (FC) into the "Fine" Register (FR) as soon as the counting is completed, in order to enable the interpolator for a new stop event.

The second shift of the data follows immediately. MR transfers the data into the Second Register (SR) (Fig. 3). CR transfers  $N_{bd}$  into the "Coarse" Start Register ( $CS_{tr}$ ) and FR transfers  $N_{dc}$  into the "Fine" Start Register ( $FS_{tr}$ ), where they remain stored for the rest of the preset time range.

After a stop pulse is accepted, MC switches the counting to AC at the point g (lines 12 and 13 in Fig. 4). MC contains at g a total of  $N_A + N_{dg}$  counts, which is then transferred into SR by the strobe  $M_{sp}$ . The missing  $N_A$  pulses are then added to MC and the counting in MC resumed at the point j (line 13).  $N_{gi}$  "coarse" stop counts are transferred from CC into CR by the strobe pulse  $C_{sp}$  and  $N_{ik}$  "fine" stop counts are strobed from FC into FR by the strobe pulse  $F_{sp}$ . MR, CR and FR are again immediately cleared, and the interpolator enabled for the new stop event. The next rapid data transfer follows:  $N_A + N_{dg}$  is strobed from MR into the Second Register (SR),  $N_{gi}$  from CR into the "Coarse" Stop Register ( $CS_{pr}$ ), and  $N_{ik}$  from FR into the "Fine" Stop Register ( $FS_{pr}$ ).

The data transfer between the register is shorter than the interpolation time. The flow of events is thus derandomizing the high rate of stop events. Now the registers contain all the data needed for the computation of Eq. 13. The incremental resolution of 125 ps can be obtained by selecting  $K_C = 2^{n_C - 1} = 8$  and

$$K_F = 2^{N_F - 1} = 8. \text{ Eq. 13 can be rewritten into}$$

$$T_{af}/T_o = (N_A + N_{dg}) + (N_{gi} + \overline{N_{bd}}) / K_C + (N_{ik} + \overline{N_{de}}) / K_C K_F - (2 + 2/K_C - 1/K_C K_F) \quad (14)$$

$\overline{N_{bd}}$  and  $\overline{N_{de}}$  are the complements of  $N_{bd}$  and  $N_{de}$ , and  $N_{gi} + \overline{N_{bd}}$  is the complement of  $N_{gi} + N_{bd}$ . Only adding operations are required since the last term is a constant. The "Fine" stop is added to the complement of the "Fine" start in the "Fine" Adder (FA), and the "coarse" stop is added to the complement of the "coarse" start in the "Coarse" Adder (CA). Then FA is added to the complement of CA in the Second Adder (SA). Finally, SA and SC data is strobed into a register in the Summing Counter (SC). The registers SR, CS<sub>pr</sub> and FS<sub>pr</sub> are now free for the next stop event.

The Summing Counter (SC) is the third fast derandomizing register stage. It contains a synchronous counter where SR data is strobed, and also has a register storing the result of the interpolation from SA. SC data output is the final result of computing the Eq. 14. The total measured start/stop interval is given by a 28-bit word, covering a range of up to 32 ns with a resolution of 1/8 ns. In addition, 18 tag bits are strobed along with the time information, since each register stage contains also a 18-bit tag section. 18 external connectors can be used either for tag signals or for any information regarding a particular stop event. Tags should be strobed into Tag Latch (TL) a few nanoseconds after a stop event was accepted. The tag data propagates from register along with the time data.

Two more "system" tags are also generated. A "First stop" tag marks the first stop event in a burst after each new start. A "Register full" tag marks each stop event whose transfer was delayed because the registers were busy. The deadtime of such a stop event is longer than the preset deadtime, which may greatly complicate data statistics. The two "system" tags define when and where the pile-up occurred so that the whole burst may be eliminated by the computer if necessary.

The SC is followed by a "first-in-first-out" (FIFO) register (FR). 128 words of 48-bit data can be stored in FR at the rates exceeding 10 MHz. The FR readout takes two 24-bit CAMAC cycles for each event. The FR can also be overwritten by CAMAC commands for testing or for the restorage of data.

A number of manual controls and LED displays makes it easier to monitor and check the operation of the Time Digitizer. Also, fast NIM output signals are provided for the external timing of the input logic and tagging.

### Experimental Results

The digitizer can derandomize and process time events at average rates close to 10 MHz. Its storage capacity of 131 events is adequate for single long stop bursts. However, to avoid losses the data should be transferred to a processor at a rate equal to the average digitizer input rates. The processor storage capacity should be very large even if only a fraction of the digitizer's range is used at a time. To cover only one millisecond of the time range, a storage capacity of  $8 \times 10^6$  words would be required. In our case, only a 4,096-channel memory was available.

The memory can sort out 12 bit data and display time spectra in the same way a pulse height analyzer does with the amplitude distributions. In the following examples the digitizer performance is shown for two stop pulse bursts. The processor memory has the access time of 5  $\mu$ s, keeping the continuous average event rate down at  $2 \times 10^5$ /second.

The measurement of 256 ns stop burst rates is shown in Fig. 5. A very stable 125 MHz oscillator was used as the frequency reference for a marker generator, producing 7.4  $\mu$ s long pulse bursts at 5 kHz repetition rate. The marker pulses were phase locked to the reference frequency, reducing the jitter between them to less than a few picoseconds.

The waveforms photographed in Fig. 5 are fast NIM signals available from the digitizer for the external timing of input signals. Both the start and the stop input of the digitizer are fed the same marker pulses. At the point Start<sub>1</sub>, the Start Busy signal indicates that the digitizer accepted that marker pulse for the start, and the time counting is in progress. Start Busy returns to zero when the preset time range of T<sub>r</sub> = 7.4  $\mu$ s is over. The next following marker pulse initiates a new start cycle. The Stop Enable appears, as preset, 200 ns after the start. The stops can now be accepted until the end of the range. A Valid Stop output appears for each accepted stop pulse. During the Valid Stop no input pulse can be accepted. A stop deadtime of 200 ns was selected in Fig. 5. A total of 28 stops is accepted in the interval between the Stop Enable and the end of the range.

All available 4,096 channels of storage space would cover the range of only the first two stops. However, all the stops can be stored if the higher order bits (over 12) are dropped. To each subsequent stop a constant (64) was added, separating them on the display by 8 ns. The result is shown in Fig. 6 for three subsequent stops.

All of them show exactly the same distribution. A jitter of about 50 ps can be estimated by the spread of the counts into the channels adjacent to each peak. The spread is caused by composite noise contribution of both the digitizer and the external circuitry.

The operation of the digitizer at longer time ranges is shown in Fig. 7. A 50 MHz reference oscillator was used to generate precise 5.12  $\mu$ s time markers, fed into both the start and the stop input of the digitizer. The range was preset to 184  $\mu$ s, and 70  $\mu$ s was enable time. Each burst had 21 stop pulses. Stop deadtime was preset to 2  $\mu$ s in order to make the stops wide enough to be visible in the photograph. The resulting time distributions are shown in Fig. 8. Each channel is equivalent to 125 ps time increment. Each two adjacent stop peaks should be separated by 40,096 channels, to reflect the real time scale. In order to make the presentation of the results convenient all of the 21 stops were stored into the 4,096 channel memory by using only the first 12 bits of each stop. Since in that case all of the stops would coalesce into a single peak, they were digitally separated by adding 64 (i.e. 8 ns) to each subsequent stop. The expanded scale of the Fig. 8A shows the time distribution of the three more distant stops. The total time spread of any stop peak amounts to about 100 ps. This includes the jitter of both the digitizer and the external circuits. Fig. 8C gives an interesting information about the composite phase stability of both the digitizer and the marker generator (the individual contributions can not be directly separated). Stop No. 17 is placed in the

middle of the channel as indicated by the symmetry of the peak. The position of the peak shifts slightly from stop to stop. At the stop No. 10 the peak is evenly distributed into the two adjacent channels, indicating half a channel (62.5 ps) shift. If the frequency ratio of the Digitizer's 125 MHz reference oscillator and the 50 MHz marker generator reference were exactly 2.5, no shift of the stop pulses should occur. Therefore, the accumulated 62.5 ps shift over 7 stop intervals (covering 35  $\mu$ s) indicates the difference between the two reference frequencies of about  $2 \times 6^{-6}$ .

Fig. 9 shows the same setting as in Fig. 7 except for the reduced stop enable time. The number of stop pulses per burst has increased accordingly. In this case, the rate of the stop pulses exceeded the maximum rate at which they can be stored into the memory. The registers of the digitizer begin to fill up from the stop No. 14. The stop deadtimes are increased by the time the registers are busy. The loss of some stops results (seen as the blurred portion of the valid stop waveform in Fig. 9). Some of the stops are transferred into the memory during the stop enable time leaving only 13 stop spaces free at the beginning of each burst. The distribution of the first 13 stops therefore remains unchanged. Only three additional stops were accepted out of 16 that actually appeared at the stop input of the digitizer during the interval between the stop No. 14 and the end of the range.

### Conclusions

The digitizer was not tested so far in a time-of-flight experiment. However, the laboratory measurements confirm the expected inherent stability of the digitizer due to the single interpolator being used at both the start and the stop of the measured time interval. Virtually no time drift was observed when a delay-line generated time interval was measured for several days. Also, no significant drift was observed when stop burst rate varied, again because the same interpolator processes both the start and stop events. Dual interpolation results in excellent averaging of measured intervals, permitting a large margin in misalignment of the interpolator before the time peak resolution is affected. Based on these results, one could build an even faster multiple stop digitizer by increasing the reference clock frequency to 250 MHz. The minimum stop deadtime would be reduced to 50 ns and the incremental resolution increased to 62.5 ps.

### Acknowledgment

This work was performed as part of the program of the Electronics Research and Development group of the Lawrence Berkeley Laboratory, University of California, Berkeley, the Neutron Physics Division and the Group P-3 of the Los Alamos Scientific Laboratory, Los Alamos, New Mexico, and was supported by the Energy Research and Development Administration under Contract No. W-7405 ENG-48.

I would like to thank Messrs. G. Zizka and E. Young for the help in building and testing the Digitizer and Mrs. T. Judson for preparing the manuscript.

### References

1. B. Turko, TDC 100 Time Digitizer, Instruction Manual, EG&G/ORTEC, Inc., November 1970.
2. D. F. Porat, Review of Sub-Nanosecond Time-Interval Measurements, IEEE Transactions of Nuclear Science, Vol. NS-20, No. 5, pp. 36-51, October 1973.

3. J. P. Argyle, P. E. Dooley, G. Huxtable, A Fast Multi-Event Time Digitizer in a CAMAC Module, Proceedings 2nd Ispra Nuclear Electronics Symposium, pp. 421-428, Commission of the European Communities, EURATOM, Luxembourg, June 1975.
4. R. Nutt, Digital Time Intervals Meter, The Review of Scientific Instruments, Vol. 39, No. 5, pp. 1342-1345, September 1968.
5. B. Turko, Multiple Stop Clock for Neutron Time-of-Flight Measurements, Bulletin of the American Physical Society, Series II, Vol. 16, No. 1, pp. 56-57, January 1971.
6. B. Turko, A Picosecond Resolution Time Digitizer for Laser Ranging, IEEE Trans. Nucl. Sci. NS-21, No. 1, pp. 75-80, 1978.
7. Branko Leskovic, Bojan Turko, Optical Timing Receiver for the NASA Laser Ranging System, Part II: High Precision Time Interval Digitizer, Lawrence Berkeley Laboratory Report, LBL-6153, February 25, 1977.




Fig. 9 5.12  $\mu$ s REPETITION RATE STOP BURST EXCEEDING REGISTER CAPACITY




Fig. 10 DISTRIBUTION OF STOP BURST FROM Fig. 9 ONLY FIRST 16 STOPS OUT OF 29 ARE ACCEPTED DUE TO THE EXCESSIVE STOP RATE




Fig. 1 TIME-OF-FLIGHT DIGITIZER BASIC TIMING DIAGRAM

XBL 7810-11724




Fig. 7 5.12 $\mu$ s REPETITION RATE STOP BURST

XBL 7810-12031




Fig. 8 DISTRIBUTION OF STOP BURST FROM Fig. 7 (STOPS ARE SEPARATED BY 8ns TO AVOID OVERLAP) RESOLUTION: 125ps/CHANNEL

XBL 7810-13052






Fig. 2 TIME-OF-FLIGHT DIGITIZER GENERAL BLOCK DIAGRAM (1)

XBL 7810-11759






Fig. 3 TIME-OF-FLIGHT DIGITIZER GENERAL BLOCK DIAGRAM (2)

XBL 7810-11758




XBL 7810-11757

Fig. 4 TIME-OF-FLIGHT DIGITIZER DUAL INTERPOLATION TIMING DIAGRAM



XBL 7810-13049

Fig. 5 256ns REPETITION RATE STOP BURST



XBL 7810-13050

Fig. 6 DISTRIBUTION OF FIRST THREE STOPS FROM Fig. 5