## UC Irvine ICS Technical Reports

**Title** Modeling with SpecCharts

**Permalink** https://escholarship.org/uc/item/8f2533w3

**Authors** Narayan, Sanjiv Vahid, Frank

Publication Date 1990-07-25

Peer reviewed

Notice: This Material may be protected by Copyright Law (Title 17 U.S.C.)

Z 699 C 3 no. 90-20

### Modeling with SpecCharts

Sanjiv Narayan Frank Vahid

Technical Report #90-20 July 25, 1990

Dept. of Information and Computer Science University of California, Irvine Irvine, CA 92717 (714) 856-7063

> narayan@ics.uci.edu vahid@ics.uci.edu

#### Abstract

SpecCharts is a language intended for system level description and synthesis. It is based on hierarchical state diagrams, possesses many constructs designed to facilitate ease of system level descriptions, and is simulatable via a translator from SpecCharts to VHDL. To test the feasability of using the language, several examples were modeled using SpecCharts, were converted to VHDL, and simulated to verify correctness. The details of two of those examples are provided in this report.

## Contents

1	Modeling Controlled Counter using SpecCharts1.1Controlled Counter Description1.2The SpecChart Model1.3Alternative Model1.4Simulation and Results	1 1 2 3 3
2	Modeling DRACO using SpecCharts	7
-	2.1 DRACO Description and the SpecChart Model	7
	2.1.1 State DRACO_TOP	8
	2.1.2 State WAIT	9
	2.1.3 State POWER_ON	9
	2.1.4 State RESET	10
	2.1.5 State ADDRESS	10
	2.1.6 State WRITE	10
	2.1.7 State READ	11
	2.2 Simulation and Results	12
3	Conclusion	13
4	Acknowledgements	13
5	References	13
A	Controlled Counter AppendixA.1Controlled Counter SpecChart textual code	14 14 17 22 25
В	DRACO Appendix : SpecChart textual code	30

# List of Figures

1	Block diagram of the Controlled Counter	1
2	SpecChart description of the Controlled Counter	5
3	Alternative SpecChart description of state Counter	6
4	Block Diagram of the DRACO chip	7
5	SpecChart of the DRACO chip (only top-level shown)	8

## List of Tables

1	Lines of code for various	Controlled Counter models, including generated VHDL	4
2	Lines of code for various	DRACO models, including generated VHDL	12

## 1 Modeling Controlled Counter using SpecCharts

This section describes the SpecChart representation of the Controlled Counter [Arms89]. Though SpecCharts are intended to specify complex systems at an abstract level, this section demonstrates the language's ability to model at a somewhat detailed level.

#### 1.1 Controlled Counter Description

The Controlled Counter can count up or down on each rising clock, to a specified limit, and can be asynchronously cleared. It can be thought of as consisting of 3 main components (see figure 1). CONVAL stores the CON value and outputs its decoded signal indicating what the controlled counter should do next. LIM is a register whose value is used by the counter to determine when to stop counting (when the limit has been reached). COUNTER is the component that actually contains the current count value and performs the incrementing or decrementing based on CONVAL, LIM, and the clock input, and outputs this register as the controlled counter's count output.



Figure 1: Block diagram of the Controlled Counter

When the STRB (strobe) input is rising, CON is stored. The controlled counter will then perform one of the following actions based on the stored value of CON:

- "00" : Clear (current count becomes 0)
- "01" : Load the limit with the value on the DATA input line on the falling edge of STRB
- "10" : Count up on rising clock unless limit is reached
- "11" : Count down on rising clock unless limit is reached

Note that any sequence and combination of count ups, count downs, limit loads. and clears are allowed, permitting rather strange sequences such as loading a limit of 7, counting from 0 to 3, changing the limit to 1, and then counting from 3 on up. An alternative design might require that the limit be reached before a new limit can be loaded; this might capture

the true intention of usage and would result in a much simpler specification. However this design is not considered here as our purpose is to model the same design as in [Arms89].

Several timing details of the counter's operation are included in the SpecChart. See [Arms89. LiGa89] for a description of those details and for another description of the controlled counter's operation.

#### 1.2 The SpecChart Model

Figure 2 shows the SpecChart specification of the controlled counter. The description above gave three main functions that must be performed: loading and decoding CON. loading LIM, and counting. There are two other functions needed: updating the output ports to reflect the internal count value, and generating an internal enable signal which disables counting if the limit has been reached. This implies the controlled counter can be modeled by five concurrent substates, one for each function. Each of the five states is now briefly discussed.

- Decode-Loads the condition register CONREG with CON, then generates a decoded signal CONSIG. It will do this whenever STRB is rising.
- Load\_limit- Loads the limit register LIM when CONSIG is "0010" AND STRB is falling. The wait statement used is *wait on STRB until STRB='0' and CON-*SIG(1)='1'. There is a VHDL intricacy to note here. The on STRB can not be ommitted, since then by default VHDL would add on STRB.CONSIG, which is incorrect, since a change on CONSIG can not trigger the loading of LIM.
- Update\_enable- Generates an enable signal EN which disables counting if the current count value equals the limit. The code waits on a change of the count or the limit, which are the only two things that could change EN. The wait statement occurs at the end of the loop so that the EN signal is initially generated. This is how a concurrent signal assignment is done with SpecCharts, which only permits sequential code. Note that if there was no delay involved with the EN signal as there is now, then the EN signal would always be equal to CNT/ = LIM and thus could be replaced by this expression. Note that we have replaced the ENIT and CNT\_CLR signals used in the [Arms89, LiGa89] VHDL models, since they do not simplify the SpecChart description.
- Update\_output- Ensures the controlled counter's output CNT\_OUT always reflects the internal count CNT (essentially a concurrent signal assignment).
- Counter- This is the most interesting state as it performs the actual counting. Counter can be thought of as always being in one of two states, either performing count operations or performing an asynchronous clear. It thus consists of two sequential substates, Count and Clear. The default initial state is Count: if at any time CONSIG is "0001", CNT must be immediately cleared (actually after a small delay). This is accomplished by an Exit-immediately arc flowing to state Clear, which resets the count value to 0. The 'after 5 ns' clause in Clear not only delays the clearing for 5 ns, but also creates a 5 ns hold time for the clear to occur (otherwise by definition of an EI arc CNT would not get updated).

When the Count state is active, it can be in one of three states, either counting up, counting down, or waiting for the next count operation. Note that wait\_state demonstrates one use of a state with a single null statement. This is a common occurence in SpecCharts.

From the above description, it is clear that the signals CONSIG, LIM, CNT, and EN must be declared somewhere. They are declared along with the ports in the topmost state, Controlled\_counter, whose declarations are global over all substates. The declarations assume the existence of a *nibble* subtype, declared as bit\_vector(3 downto 0). This is included in a package that is passed to the translator and thus added to the final VHDL code.

#### 1.3 Alternative Model

A model was also developed which was identical to that given above except for the Counter state. The Counter state's functionality was described with code, rather than with sequential substates. The code was similar to that found in block CNT\_UP\_OR\_DOWN in [Arms89, LiGa89] (see figure 3 for Counter's code). This resulted in less SpecChart code, but we feel using sequential substates and arcs enhances the understandability of the model.

#### 1.4 Simulation and Results

The SpecChart description was simulated to verify correctness. Since the full graphical interface for SpecCharts does not exist, we entered the design using our current graphical interface, an X widget based system. The design is then written to a file in a completely textual representation. We then invoke our SpecChart to VHDL translator, which automatically generates a simulatable VHDL entity (included with this report). We create a new vhdl file which merely instantiates the counter entity and then drive its ports, checking for correct output. The stimulus file used was written to not just test our controlled counter specification, but also all other CADLAB VHDL descriptions of the controlled counter. The textual SpecChart code, stimulus file, simulation output, and the VHDL code generated by the translator are all included in the appendices of this report. Note that the simulation output shows that all of the self-checking assertions in the stimulus file were successful. Simulation results were identical for both models introduced above.

The SpecChart to VHDL translator ran in .3 seconds on a Sun 4. Table 1 shows the number of lines of text needed for various models, including the VHDL generated automatically by the translator. The bigger size of the generated VHDL code is attributable to a large extent to the sequential substate based SpecChart description, as opposed to the handwritten dataflow and process descriptions. This is verified by the shorter length of the alternative SpecChart's generated VHDL code.

SpecCharts are intended for system level specification and synthesis. The example discussed in this section is certainly not system level, and it is thus questionable whether or not one would want to intensively use SpecCharts at this level. However, two important points concerning SpecCharts are demonstrated by the example. First, synthesis will add much detail to the specification, so the language should have the ability to represent this detail.

Model	Lines of code
SpecChart model (sequential substates Counter)	67
Armstrong's mixed block/process description	81
Lis' dataflow description	52
Lis' process description	71
SpecChart textual files (created by SpecChart X application)	139
VHDL generated by SpecChart to VHDL translator	271
Alternative SpecChart model (using code for Counter)	57
Alternative SpecChart textual files	105
VHDL generated by translator for alternative model	158

Table 1: Lines of code for various Controlled Counter models, including generated VHDL

Second, a SpecChart description is easier to understand than a VHDL description, so might be useful when ease of understanding is important.



Figure 2: SpecChart description of the Controlled Counter

#### Counter

loop

wait until CONSIG(0)='1' or CLK='1'; if CONSIG(0)='1' then CNT <= B"0000" after 5 ns; elsif CONSIG(2)='1' and EN then CNT <= CNT + B"0001" after 12 ns; elsif CONSIG(3)='1' and EN then CNT <= CNT - B"0001" after 12 ns; end if; end loop;

Figure 3: Alternative SpecChart description of state Counter

### 2 Modeling DRACO using SpecCharts

This section describes the modeling of the 1781 discrete I/O backplane custom integrated circuit, DRACO, using the SpecCharts language. DRACO is described and the model is explained, followed by the simulation results.

#### 2.1 DRACO Description and the SpecChart Model

The block diagram of the DRACO chip is shown in Figure 4. The SpecChart model of the DRACO chip is shown in Figure 5. Details of the operation of the DRACO chip can be found in [GuDu90, Rock89]. The SpecChart consists of an two-level hierarchy of states.



Figure 4: Block Diagram of the DRACO chip

The state DRACO\_TOP consists of six sequential substates - POWER\_ON, RESET, ADDRESS, READ, WRITE, and a WAIT state. Each of these states is a *leaf* state i.e. have no further substates but contain sequential VHDL statements. The actions carried out in each of these states are discussed below.

The following types have been defined and made available to the DRACO SpecChart -

```
type switch is (off,onn);
type key is (off, mid, onn);
subtype MSB is BIT_VECTOR (15 downto 8);
subtype LSB is BIT_VECTOR (7 downto 0);
```

#### 2.1.1 State DRACO\_TOP



Figure 5: SpecChart of the DRACO chip (only top-level shown)

The outermost state, DRACO\_TOP, contains all the declarations of the external ports and internal data structure like registers and latches. The following ports are defined for communication externally -

POWERPort indicating power-up of the chip. While POWER does not<br/>exist as a pin on the DRACO chip, to keep the model simple, it<br/>has been declared as a port to replace the VDD0, VDD1, VSS1<br/>and the 6 VSS0 pins. The POWER port has type switch.CE\_LChip Enable pinRESET\_LReset pin

Address Latch Enable pin
Write pin
Read pin
Error pin
Parity pin (bidirectional)
8 bit bidirectional bus
High order byte of the 16 bit bidirectional IO bus
Low order byte of the 16 bit bidirectional IO bus

The DRACO\_TOP state also declares certain registers and latches, internal to the DRACO chip. These data structures are -

ADDR_LATCH	Address latch, stores the address within DRACO which will be written to or read from.
PARITY_LATCH	Parity Latch, stores the parity of the address stored
CONFIG_STATUS_REG	ConfigurationStatus register, used to write and read error-checking enabling operations and status information.
MSB_BUF, LSB_BUF	High and Low order byte output buffers, store data temporarily when checksum error-checking operations are enabled.
MSB_FF, LSB_FF	These flip flops hold the inverted value of the output buffers during a write operation
MSB_IO_DIR_REG,	
LSB_IO_DIR_REG	High and Low order byte direction registers, used to set DRACO ports for read-only or bidirectional operation
EKEY	3-stage Electronic Key, prevents unauthorized applications of DRACO and ensures integrity of configuration and direction registers.

#### 2.1.2 State WAIT

This state is the initial substate of the state DRACO\_TOP. As the name implies it only serves as a temporary state for transitions between the other substates ( POWER, RESET, ADDRESS, WRITE and READ ). On completion, each of these states transfer control to the state WAIT.

#### 2.1.3 State POWER\_ON

This state waits for power-up and then sets the ADDR\_LATCH to FFH, and clears the IO direction registers.

#### 2.1.4 State RESET

The RESET state waits for a low on the RESET\_L pin of the DRACO. It then clears the latches ADDR\_LATCH and PARITY\_LATCH, the status register CONFIG\_STATUS\_REG, the output buffers MSB\_BUF and LSB\_BUF, and the direction registers MSB\_IO\_DIR\_REG and LSB\_IO\_DIR\_REG.

The ERRORL pin is set to high. The electronic key, EKEY, is set to the "off" position.

#### 2.1.5 State ADDRESS

The ADDRESS state latches the ADDR\_LATCH and the PARITY\_LATCH on a high to low transition on the ALE pin of the DRACO chip.

#### 2.1.6 State WRITE

The WRITE state waits for a low ro high transition on the WR\_L pin. It then examines the latched address for a parity error if the address parity checking option had previously been enabled. Next, if the data parity checking option of the DRACO was enabled, the parity of the data byte received is checked.

The WRITE state does the following, depending upon the address being written to -

80H	If the data byte is AAH and EKEY is not already "on", it is set to position
	"mid". If however the data byte is not AAH, the EKEY is set to "off".
7FH	If EKEY is "on", if the data byte is 55H, then the data is unlocked else
	if the data byte being written is AAH, then the configuration is unlocked.
	If the EKEY was in the "mid" setting and the data byte is 55H, then the
	EKEY is set to "on" else it is set to the "off" position.
0FH	Clears the latched interrupt, the ERROR_L pin is set to '1'.
04H	If the EKEY is in the unlocked configuration position, the high order
	byte of the IO direction register is written to. This configures the high
	order IO ports as bidirectional or input only. The data on the ports
03H	If the EKEY is in the unlocked configuration position, the low order
	byte of the IO direction register is written to. This configures the low
	order IO ports as bidirectional or input only.
02H	If ther EKEY is in the unlock configuration position, a write to this address
	will cause the three lower bits of the data byte to be written into the
	configuration register. These bits select the error checking options.
01H	If the checksum error checking is enabled, the data byte will be written
	to the high order byte output buffer. MSB_BUF. else to the high order byte IO ports
	will be updated. Since the IO ports are active low, the value of the data in
	the output buffers is inverted
00H	If the checksum error checking is enabled, the data byte will be written
	to the low order byte output buffer, LSB_BUF. else to the low order byte IO ports
	will be updated. Since the IO ports are active low, the value of the data in
	the output buffers is inverted

If the checksum error checking is unabled, the inverted checksum of the date in the output buffers is computed and compared with the checksum byte being written. If they are equal, the IO ports are updated from the buffers.

The WRITE state will generate error in the following cases -

- - Parity error on a write address
- - Parity error on write data

0EH

- - Write to an invalid address
- - Write to an address locked by the EKEY
- - Invalid checksum write, with checksum mode enabled
- - Write to checksum address, with checksum mode disabled

In case of an error, the ERROR\_L pin is cleared. In all the write operations, the appropriate bits of the CONFIG\_STATUS\_REG are constantly updated. For further details, refer to the DRACO data sheet. Even in the where the checksum error checking option is disabled, a write to the high or low order ports will also cause the output buffers (MSB\_BUF, LSB\_BUF) and the flip flops (MSB\_FF, LSB\_FF) to be updated too.

#### 2.1.7 State READ

A high to low transition on the RD\_L pin activates the READ state. The READ state then examines the latched address for a parity error if the addre ss parity checking option had previously been enabled. Next, depending on the address of the read operation, the READ state does the following -

0EH	Read the inverted checksum of the high and low bytes of the output buffers
04H	Read the high order byte of the output buffer
03H	Read the low order byte of the output buffer
02H	Read the status register, CONFIG_STATUS_REG
01H	Read the high byte of the IO port
00H	Read the low byte of the IO port

All the data being read is routed through an internal data bus (INTERNAL\_DBUS) before being output to the ADDR\_DATA\_BUS. In all the above read operations, the READ state also places the appropriate parity bit on the PARITY pin. If an attempt is made from an invalid address. DRACO will output its internal data bus with an incorrect parity on the PARITY pin. The READ state will generate error in the following cases -

- - Parity error on a read address
- - Read from an invalid address.

The complete SpecChart model of the DRACO is given in appendix B.

#### 2.2 Simulation and Results

The SpecChart was entered in the same manner as the Controlled counter. The test pattern file (approx. 23,000 lines) which was used to verify the completeness and correctness of the SpecChart model of DRACO was supplied by Rockwell Corporation. The test vectors were identical to the ones used by Rockwell to test the chip designed by them. Since the test vectors were in the VTI format, a parser was developed to translate it to VHDL process sequential statements.

A VHDL file instantiated the DRACO entity produced by the translator and used the test vectors to drive its ports, checking the outputs for correct behavior. The results of the simulation confirmed the completeness and the accuracy of the SpecChart model of DRACO.

Model	Lines of code
SpecChart model of DRACO	226
[GuDu90] VHDL description of DRACO	392
SpecChart textual files of DRACO	268
VHDL entity generated by SpecChart to VHDL translator for DRACO	506

Table 2: Lines of code for various DRACO models, including generated VHDL

The SpecChart code for the DRACO is in appendix B. Table 2 shows the number of lines needed for various DRACO models, including the automatically generated VHDL model. The number of lines of SpecChart code needed to specify the data structures needed, functionality of the states, and state transitions was 226. A manually generated VHDL description [GuDu90] of the DRACO had 392 lines of VHDL code. Thus unlike the handwritten VHDL model, the SpecChart specification was more concise since control and sequencing information did not need to be explicitly specified.

Howevever, when the DRACO SpecChart was translated to VHDL, the resulting code consisted of 506 lines. Thus while a SpecChart description may be more concise than a pure VHDL description, the code produced by the SC\_toVHDL translator may be large. The translation of the SpecChart to VHDL took approximately 3 seconds. The compilation on Zycad simulator of the DRACO entity took 3 seconds, and compilation of the 23,000 line Rockwell test vector file required 9 minutes. The simulation then takes about 2 minutes.

### 3 Conclusion

This report provided two detailed examples of SpecChart models. The examples proved that SpecCharts can be used to concisely model designs, which can then be verified via the VHDL translator. They demonstrated that the concept of a high-level language built on top of VHDL is beneficial for the modeler and does not decrease the efficiency of the simulation. Neither of the models were at the system level, and thus the differences in the sizes of the SpecChart models compared to the handwritten VHDL models were not extremely large. However, even at the given level, the SpecChart models were somewhat more concise, and we feel much easier to understand.

### 4 Acknowledgements

This work was supported by the National Science Foundation (grant #MIP-8922851) and the Semiconductor Research Corporation (grant #89-DJ-146). We are grateful for their support. The authors of ths report would like to thank Bob Larsen, Johnny Sitou, and Dave Pasella of Rockwell Corporation for their help in providing us the details of the DRACO chip and making available the DRACO test vector file. We would also like to thank Joe Lis, Tedd Hadley, and Rajesh Gupta for their advice and suggestions.

### 5 References

[Arms89] Armstrong, J., "Chip Level Modeling Using VHDL", Prentice-Hall, 1989.

- [GuDu90] Gupta, R., and Dutt, N., "Behavioral Modeling of DRACO: A Peripheral Interface ASIC", University of California, Irvine, Technical Report 90-13, June 1990.
- [LiGa89] Lis, J., and Gajski, D.D., "Structured Modeling for VHDL Synthesis", University of California, Irvine, Technical Report 89-14, June 1989.
- [Rock89] Rockwell International, "DRACO Engineering Report", April 1989.

[VaNaGa90a] Vahid, F., Narayan, S., and Gajski, D.D., "Synthesis from Specifications", University of California, Irvine, Technical Report 90-03, January 1990.

[VaNaGa90b] Vahid, F., Narayan, S., and Gajski, D.D., "SpecCharts: A Language for System Level Specification and Synthesis", University of California, Irvine, Technical report 90-19, July 1990.

## **A** Controlled Counter Appendix

### A.1 Controlled Counter SpecChart textual code

-----

```
state
 {
   name {Clear}
   code
   { CHT <= B"0000" after 5 ns; }</pre>
 }
 state
 {
   name {Controlled_counter}
   declarations
   ſ
     port CLK : in bit;
      port STRB : in bit;
      port COM : in bit_vector(1 downto 0);
     port DATA : in nibble;
     port CWT_OUT : out nibble;
     signal CONSIG : nibble;
      signal LIM : nibble;
     signal CNT : nibble;
     signal EN : boolean;
      function rising_fct (signal s : bit) return boolean is
      begin
        return (s='1' and s'event);
      end;
  }
  concurrent substates
  {
    Counter : ;
    Decode : ;
    Load_limit : ;
    Update_output : ;
    Update_enable : ;
  }
}
state
{
  name {Count}
  sequential substates
  {
     vait_state :
        (EI, COWSIG(2)='1' and EW and rising_fct(CLK), Count_up),
        (EI, CONSIG(3)='1' and EN and rising_fct(CLK), Count_down);
     Count_up : (EOC, true, wait_state);
     Count_down : (EOC, true, wait_state);
 }
}
state
{
 name {Count_down}
 code
 { CNT <= CNT - B"0001" after 12 ns;</pre>
}
}
state
ł
 name {Count_up}
 code
```

```
{ CET <= CET + B"0001" after 12 ns;}
 }
 state
 {
   name {Counter}
   sequential substates
   { Count : (EI, COWSIG(0)='1', Clear);
      Clear : (EI, not(COWSIG(0)='1'), Count);
   }
 }
 state
 {
   name {Decode}
   declarations
   { variable COUREG : bit_vector(1 downto 0);}
   code
   { loop
       wait on STRB until STRB='1';
       CONREG := CON;
       case CONREG is
          when "00" =>
           COMSIG <= B"0001" after 5 ns;
          when "01" =>
    CONSIG <= B"0010" after 5 ns;
          when "10" =>
           COMSIG <= B"0100" after 5 ns;
          when "11" =>
            COMSIG <= B"1000" after 5 ns;
       end case;
     end loop;
  }
}
state
{
  name {Load_conval}
  code
  { loop
      wait on STRB, COW until STRB='1';
      CONVAL <= CON after 5 ns;
    end loop;
  }
}
state
{
  name {Load_limit}
  code
  { loop
       wait on STRB until STRB='0' and COMSIG(1)='1';
      LIM <= DATA after 10 ns;
     end loop;
  }
}
state
{
 name {Update_enable}
 code
 {100p
    EN <= CNT/=LIM after 10 ns;
    wait on CHT,LIM;
 end loop;}
}
```

```
state
```

15

```
{
   name {Update_output}
   code
   { loop
      CWT_OUT <= CWT;
      wait on CWT;
      end loop;
   }
}
state
{
   name {wait_state}
   code
   {null; }
}</pre>
```

المسترير ورابع النار الربارية الاستقادية المارية فتتحمص المرابعة مستم

#### A.2 Controlled Counter Test Stimulus File

```
_____
 -- file: sim.vhd
 -- authors: Frank Vahid, Sanjiv Harayan
 -- desc: provides simple functionality verification of the Controlled counter
 --
         uses bit_vector inputs, requires bit functions package
 -- notes: * This file was originally written for models using integers instead
 --
           of bit vectors. It has been converted to work for bit vectors, but
 ---
           therefore looks a little funny since it tracks the integers and
 - -
            converts them, and vice-versa.
 --
          * uses 'downto' bit vector direction, the agreed upon CADLAB standard.
 -- date: 6/20/90
                         use work.bit_functions.all;
entity E is
end;
architecture A of E is
   component Controlled_counterE
      port (
           CLK
                    : in bit;
           STRB
                    : in bit;
           COL
                   : in bit_vector(0 to 1);
           DATA
                    : in bit_vector(0 to 3);
           CMT_OUT : out bit_vector(0 to 3)
   );
   end component;
   signal CLK
                 : bit;
   signal STRB
                  : bit;
   signal CON
                  ; integer range 0 to 3;
   signal DATA
                  : integer range O to 15;
   signal CWT_OUT : integer range 0 to 15;
                 : bit_vector(0 to 1);
   signal CO∎bv
  signal DATAbv
                    : bit_vector(0 to 3);
   signal CWT_OUTbv : bit_vector(0 to 3);
  for all : Controlled_counterE
      use entity work.Controlled_counterE(Controlled_counterA);
begin
  CC : Controlled_counterE port map (CLK, STRB, COMbv, DATAbv, CMT_OUTbv);
  -- track the integers/bit_vectors, convert to bit_vectors/integers
  COMby <= INT_TO_BIN(CON,2);
  DATAbv <= INT_TO_BIN(DATA,4);
  CHT_OUT <= BIH_TO_IHT(CHT_OUTbv);
  process
  begin
     wait for 1 ns;
    CLK <= transport 'O';
    wait for 49 ns;
    CLK <= transport '1';
  end process;
  process
  begin
    wait for 30 ns;
```

-- start off with simple test of reset, count up, and count down, and limit -- reset the counter CDE <= 0; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; assert (CHT\_OUT=O) report "ERROR1: CHT\_OUT not reset to O"; -- t=80 -- load the LIMIT DATA  $\leq 2$ ; CO∭ <= 1; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; -- t=130 -- count up CO∎ <= 2; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; assert (CWT\_OUT=1) report "ERROR2: CWT\_OUT not incremented to 1"; -- t=180 -- count up again wait for 50 ns; assert (CMT\_OUT=2) report "ERROR3: CMT\_OUT not incremented to 2"; -- t=230 -- count up, should not increment since hit limit wait for 50 ns; assert (CMT\_OUT=2) report "ERROR4: CMT\_OUT should have hit limit at 2"; -- t=280 -- count down, should not decrement since hit limit CO∎ <= 3; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns: assert (CWT\_OUT=2) report "ERROR5: CWT\_OUT at limit, shouldn't change"; -- t=330 -- load the LIMIT  $DATA \leq 0;$ CO**I** <= 1; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; -- t=380 -- count down COW <= 3: STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; assert (CWT\_OUT=1) report "ERROR6: CWT\_OUT not decremented to 1"; -- t=430 -- do some extensive testing of the counter's limit handling -- set limit to 13 DATA <= 13;CON <= 1; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; -- t=480 -- reset the counter CO**¥** <= 0; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; assert (CHT\_OUT=0) report "ERROR7: CHT\_OUT not reset to 0";

----

18

سترسين والارام المراجب المراجع والمتعام والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع

-----

```
-- t=530
  -- count up to 13
  CON <= 2;
  STRB <= '1' after 10 ns, '0' after 20 ns;
  for i in 1 to 13 loop
    wait for 50 ns;
  end loop;
  -- t=1180
 assert (CHT_OUT=13) report "ERROR8: CHT_OUT not up to 13";
 -- count up, should not increment since hit limit
 wait for 50 ns;
 assert (CWT_OUT=13) report "ERROR9: CWT_OUT should have hit limit at 13";
 -- t=1230
 -- count up, should not increment since hit limit
 wait for 50 ns;
 assert (CWT_OUT=13) report "ERROR10: CWT_OUT should have hit limit at 13";
 -- t=1280
 -- change limit to 15
 DATA \leq 15:
 COI <= 1;
 STRB <= '1' after 10 ns, '0' after 20 ns;
 wait for 50 ns;
 -- t=1330
 -- count up
 CO∎ <= 2;
 STRB <= '1' after 10 ns, '0' after 20 ns;
 wait for 50 ns;
 assert (CWT_OUT=14) report "ERROR11: CWT_OUT didn't increment to 14";
 -- t=1380
 -- count up
 wait for 50 ns;
assert (CWT_OUT=15) report "ERROR12: CWT_OUT didn't increment to 15";
-- t=1430
-- count up, should not increment since hit limit
wait for 50 ns;
assert (CWT_OUT=15) report "ERROR13:CWT_OUT should have hit limit at 15";
 -- t=1480
-- change limit to 7
DATA <= 7;
COB <= 1;
STRB <= '1' after 10 ns, '0' after 20 ns;
wait for 50 ns;
-- t=1530
-- count down, try counting below 7
CO∎ <= 3;
STRB <= '1' after 10 ns, '0' after 20 ns;
for i in 1 to 10 loop
   wait for 50 ns;
end loop;
assert (CMT_OUT=7) report "ERROR14: CMT_OUT not equal to 7";
-- t=2030
-- change limit to O
DATA \leq 0;
COE <= 1;
STRB <= '1' after 10 ns, '0' after 20 ns;
wait for 50 ns;
-- t=2080
```

```
19
```

-- count down, try counting below 8 COM <= 3; STRB <= '1' after 10 ns, '0' after 20 ns; for i in 1 to 8 loop wait for 50 ns; end loop; assert (CWT\_OUT=O) report "ERROR15: CWT\_OUT not equal to O"; -- t=2480-- count up, should not increment since hit limit CO∎ <= 2; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; assert (CHT\_OUT=0) report "ERROR16: CHT\_OUT should have stayed at 0"; -- t=2530 -- try counting beyond the range, i.e. above 15 and below 0 -- reset the counter CO**N** <= 0; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; assert (CMT\_OUT=0) report "ERROR17: CMT\_OUT not reset to O"; -- t=2580-- change limit to 7 DATA <= 7;CON <= 1; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; -- t=2630 -- count up 1 CO∎ <= 2: STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; assert (CWT\_OUT=1) report "ERROR18: CWT\_OUT not incremented to 1"; -- t=2680 -- count down CO∎ <= 3; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; assert (CHT\_OUT=0) report "ERROR19:CWT\_OUT not decremented to 0"; -- t=2730 -- count down wait for 50 ns; assert (CMT\_OUT=15) report "ERROR20: CMT\_OUT not decremented to 15"; -- t=2780-- count down wait for 50 ns; assert (CWT\_OUT=14) report "ERROR21: CWT\_OUT not decremented to 14"; -- t=2830 -- count up CON <= 2; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns; assert (CMT\_OUT=15) report "ERROR22: CMT\_OUT not incremented to 15"; -- t=2880 -- count up CO∎ <= 2; STRB <= '1' after 10 ns, '0' after 20 ns; wait for 50 ns;

assert (CBT\_OUT=0) report "ERROR23: CBT\_OUT not incremented to 0"; -- t=2930

wait; end process; end A;

### A.3 Controlled Counter Simulation Output

ACTIVE  $/E/CET_OUT$  (value = 0) SHOW3: 40 IS ACTIVE /E/STRB (value = '1') SMON: ACTIVE /E/CON (value = 0) SHOW1: 80 ES ACTIVE /E/STRB (value = '1') SHON: ACTIVE /E/COW (value = 1) SHOW1: ACTIVE /E/DATA (value = 2) SHOW2: 90 **IS** ACTIVE /E/STRB (value = '0') SMON: 130 **IS** ACTIVE /E/STRB (value = '1') SHOW: ACTIVE /E/COM (value = 2) SMOW1: 162 IS ACTIVE /E/CWT\_OUT (value = 1) SMOW3: 212 IS ACTIVE /E/CWT\_OUT (value = 2) SMOW3: 280 IS ACTIVE /E/STRB (value = '1') SMON: ACTIVE /E/CON (value = 3) SMON1: 330 **IS** ACTIVE /E/STRB (value = '1') SMOI: ACTIVE /E/COW (value = 1) SMOW1: ACTIVE /E/DATA (value = 0) SMO#2: 340 IS ACTIVE /E/STRB (value = '0') SMOT: 380 IS ACTIVE /E/STRB (value = '1') SMON: ACTIVE /E/COM (value = 3) SMON1: 412 **I**S ACTIVE /E/CWT\_OUT (value = 1) SMON3: 430 IS ACTIVE /E/STRB (value = '1') SMOB: ACTIVE /E/CON (value = 1) SHOT1: ACTIVE /E/DATA (value = 13) SHOT2: 440 ∎S SMON: ACTIVE /E/STRB (value = '0') 490 IS ACTIVE /E/STRB (value = '1') SHOT: ACTIVE /E/CON (value = 0) SMON1: 500 IS ACTIVE /E/CHT\_OUT (value = 0) SMON3: 530 IS ACTIVE /E/STRB (value = '1') SHOT: ACTIVE /E/CON (value = 2) SMON1: 562 IS SMON3: ACTIVE /E/CWT\_OUT (value = 1) 612 IS ACTIVE /E/CHT\_OUT (value = 2) SMON3: 662 IS ACTIVE /E/CHT\_OUT (value = 3) SMOM3: 712 **I**S ACTIVE /E/CHT\_OUT (value = 4) SMON3: 762 IS ACTIVE /E/CWT\_OUT (value = 5) SMON3: 812 IS ACTIVE  $/E/CHT_OUT$  (value = 6) SMON3: 862 IS ACTIVE /E/CWT\_OUT (value = 7) SMOW3: 912 **I**S ACTIVE /E/CWT\_OUT (value = 8) SMOW3: 962 **I**S ACTIVE /E/CWT\_OUT (value = 9) SHON3: 1012 **I**S

-----

O IS

------

ACTIVE /E/CET\_OUT (value = 10) SHOT3: 1062 IS ACTIVE /E/CET\_OUT (value = 11) SHOW3: 1112 **IS** ACTIVE /E/CHT\_OUT (value = 12) SMO#3: 1162 **S** ACTIVE /E/CHT\_OUT (value = 13) SM003: 1280 IS ACTIVE /E/STRB (value = '1') SMON: ACTIVE /E/CON (value = 1) SMOT1: ACTIVE /E/DATA (value = 15) SMON2: 1290 IS ACTIVE /E/STRB (value = '0') SMOT: 1330 IS ACTIVE /E/STRB (value = '1') SMOT: ACTIVE /E/CON (value = 2) SMOW1: 1362 IS ACTIVE /E/CWT\_OUT (value = 14) SHOW3: 1380 IS ACTIVE /E/STRB (value = '0') SHOT: 1412 IS ACTIVE /E/CHT\_OUT (value = 15) SMO#3: 1480 IS ACTIVE /E/STRB (value = '1') SMON: ACTIVE /E/COT (value = 1) SMOW1: ACTIVE /E/DATA (value = 7) SMOM2: 1490 IS SHO∎: ACTIVE /E/STRB (value = '0') 1530 **NS** ACTIVE /E/STRB (value = '1') SMON: ACTIVE /E/CON (value = 3) SMOI1: 1562 NS ACTIVE /E/CHT\_OUT (value = 14) SMON3: 1612 IS ACTIVE /E/CHT\_OUT (value = 13) SHOW3: 1662 **IS** ACTIVE /E/CET\_OUT (value = 12) SMON3: 1712 IS ACTIVE /E/CHT\_OUT (value = 11) SMON3: 1762 IS ACTIVE /E/CHT\_OUT (value = 10) SMON3: 1812 IS SMON3: ACTIVE /E/CET\_OUT (value = 9) 1862 IS ACTIVE /E/CHT\_OUT (value = 8) SMOI3: 1912 **I**S ACTIVE  $/E/CHT_OUT$  (value = 7) SMOT3: 2030 **BS** ACTIVE /E/STRB (value = '1') SMON: ACTIVE /E/CON (value = 1) SMOT1: ACTIVE /E/DATA (value = 0) SMON2: 2040 IS ACTIVE /E/STRB (value = '0') SMOT: 2080 #5 ACTIVE /E/STRB (value = '1') SMON: ACTIVE /E/COM (value = 3) SMOT1: 2112 ES SMON3: ACTIVE  $/E/CHT_OUT$  (value = 6) 2162 IS ACTIVE /E/CMT\_OUT (value = 5) SMON3: 2212 **BS** ACTIVE  $/E/CHT_OUT$  (value = 4) SMON3: 2262 IS ACTIVE /E/CWT\_OUT (value = 3) SHOT3: 2312 IS ACTIVE /E/CWT\_OUT (value = 2) SMON3: 2362 IS SMON3: ACTIVE /E/CWT\_OUT (value = 1)

2412 85 ACTIVE /E/CHT\_OUT (value = 0) SHOU3: 2480 IS ACTIVE /E/STEB (value = '1') SNOI : ACTIVE /E/CON (value = 2) SROF1: 2540 **ES** ACTIVE /E/STRB (value = '1') SHOT : ACTIVE /E/CON (value = 0) SHOW1: 2580 **ES** ACTIVE /E/STRB (value = '1') SHOI: ACTIVE /E/CON (value = 1) SHOE1: ACTIVE /E/DATA (value = 7) SHOE2: 2590 **IS** ACTIVE /E/STRB (value = '0') SHOT : 2630 IS ACTIVE /E/STRB (value = '1') SROE : ACTIVE /E/COW (value = 2) SHOT1: 2662 IS ACTIVE /E/CHT\_OUT (value = 1) SHON3: 2680 IS ACTIVE /E/STRB (value = '1') SHON: ACTIVE /E/CON (value = 3) SMOE1: 2712 IS ACTIVE /E/CUT\_OUT (value = 0) SMON3: 2730 ES ACTIVE /E/STRB (value = '1') SNOT: ACTIVE /E/COM (value = 3) SHOT1: 2762 **IS** ACTIVE /E/CWT\_OUT (value = 15) SHOT3: 2780 IS ACTIVE /E/STRB (value = '1') SHON: ACTIVE /E/COE (value = 3) SMOW1: 2812 IS ACTIVE /E/CWT\_OUT (value = 14) SMON3: 2830 IS ACTIVE /E/STRB (value = '1') SHOT: ACTIVE /E/CON (value = 2) SHOW1: 2862 IS ACTIVE /E/CHT\_OUT (value = 15) SHOT3: 2880 IS SMOT : ACTIVE /E/STRB (value = '1') ACTIVE /E/COM (value = 2) SMON1: 2912 **IS** ACTIVE /E/CWT\_OUT (value = 0) SMON3: 2962 IS ACTIVE /E/CWT\_OUT (value = 1) SMOT3: 3012 IS SMON3: ACTIVE /E/CHT\_OUT (value = 2) 3062 IS ACTIVE /E/CWT\_OUT (value = 3) SHOT3: 3112 **IS** ACTIVE  $/E/CUT_OUT$  (value = 4) SMON3: 3162 IS ACTIVE /E/CUT\_OUT (value = 5) SMON3: 3212 IS ACTIVE /E/CUT\_OUT (value = 6) SMON3: 3262 IS SMOI3: ACTIVE /E/CHT\_OUT (value = 7) 10000 **B**S

### A.4 Controlled Counter VHDL Code Generated by SpecChart to VHDL Translator

```
entity Controlled_counterE is
    port(CLE : in bit ; STRB : in bit ; COE : in bit_vector (1 downto O) ; DATA :
  in nibble ; CHT_OUT : out nibble );
 end;
 Architecture Controlled_counterA of Controlled_counterE is
    signal inControlled_counter : boolean := false;
    -- MOTE: Controlled_counter's declarations (except variables) have been pulle
 d up to here.
    type Controlled_counter_nibble_RES is array (natural range <>) of nibble;
    function Controlled_counter_nibble_RES_fct ( INPUT : Controlled_counter_nibb
 le_RES ) return nibble is
    begin
       assert (IMPUT'length = 1) report "overdriven signal, type: Controlled_coun
 ter_nibble_RES" severity warning;
      return IMPUT(0);
    end:
   signal COWSIG : Controlled_counter_nibble_RES_fct nibble register;
   signal LIM : Controlled_counter_nibble_RES_fct nibble register;
   signal CWT : Controlled_counter_nibble_RES_fct nibble register;
   type Controlled_counter_boolean_RES is array (natural range <>) of boolean;
   function Controlled_counter_boolean_RES_fct ( IMPUT : Controlled_counter_boo
lean_RES ) return boolean is
   begin
      assert (IMPUT'length = 1) report "overdriven signal, type: Controlled_coun
ter_boolean_RES" severity warning;
      return INPUT(O);
   end;
   signal EN : Controlled_counter_boolean_RES_fct boolean register;
   function rising_fct (signal s : bit ) return boolean is
   begin
      return (s = '1' and s'event);
   end:
   signal CWT_OUT_sig : Controlled_counter_nibble_RES_fct nibble register;
   signal inCounter : boolean := false;
   signal inDecode : boolean := false;
   signal inLoad_limit : boolean := false;
   signal inUpdate_output : boolean := false;
   signal inUpdate_enable : boolean := false;
   function MAX_fct ( a : time ; b : time ) return time is
   begin
      if (a > b) then
      return a;
      else
      return b;
      end if:
   end;
begin
  Controlled_counter: block
  begin
      Counter: block
          signal inCount : boolean := false;
          signal inClear : boolean := false;
      begin
          Count: block
              signal inwait_state : boolean := false;
              signal inCount_up : boolean := false;
              signal doneCount_up : boolean := false;
              signal inCount_down : boolean := false;
              signal doneCount_down : boolean := false;
          begin
              wait_state: block (inwait_state and not(inwait_state'stable))
```

25

المراجبين فرار فالمراري والمراجب والمراجب المراجب المراجب

```
begin
    code: process
    begin
    if guard then
    wait_state_Loop : loop
    null;
    exit wait_state_Loop;
    end loop wait_state_Loop;
    end if;
    wait on guard;
    end process code;
end block wait_state;
Count_up: block (inCount_up and not(inCount_up'stable))
begin
    code: process
        variable REMAIN_TIME: time;
        variable GLOBAL_TIME: time;
    begin
    if guard then
    Count_up_Loop : loop
    REMAIN_TIME := 0 fs;
    CHT <= CHT;
    REMAIN_TIME := MAX_fct(REMAIN_TIME,12 ns);
   CHT <= CHT + B"0001" after 12 ns;
    wait until not (inCount_up) for REMAIW_TIME;
    if (not inCount_up ) then
    exit Count_up_Loop;
    end if;
    doneCount_up <= transport true;</pre>
    wait until not (inCount_up) ;
    doneCount_up <= transport false;</pre>
    exit Count_up_Loop;
    end loop Count_up_Loop;
    end if;
   CIT <= transport null;
    wait on guard;
    end process code;
end block Count_up;
Count_down: block (inCount_down and not(inCount_down'stable))
begin
    code: process
        variable REMAIN_TIME: time;
        variable GLOBAL_TIME: time;
    begin
    if guard then
    Count_down_Loop : loop
    REMAIN_TIME := 0 fs;
    CHT <= CHT;
   REMAIN_TIME := MAX_fct(REMAIN_TIME,12 ns);
   CHT <= CHT - B"0001" after 12 ns;
    wait until not (inCount_down) for REMAIN_TIME;
    if (not inCount_down ) then
    exit Count_down_Loop;
    end if:
   doneCount_down <= transport true;</pre>
    wait until not (inCount_down) ;
    doneCount_down <= transport false;</pre>
    exit Count_down_Loop;
    end loop Count_down_Loop;
    end if;
    CWT <= transport null;
    wait on guard;
    end process code;
end block Count_down;
control: process begin
     if (inCount and not(inCount'stable)) then
         inwait_state <= transport true;
      elsif (inCount=false and not(inCount'stable)) then
```

```
inwait_state <= transport false;
                          inCount_up <= transport false;
                          inCount_down <= transport false;
                      elsif (inwait_state and COUSIG(3) = '1' and EN and rising_f
ct(CLK)) then
                          inwait_state <= transport false;
                         inCount_down <= transport true;
                      elsif (inwait_state and COMSIG(2) = '1' and EM and rising_f
ct(CLK)) then
                         inwait_state <= transport false;</pre>
                         inCount_up <= transport true;
                      elsif (doneCount_up and true) then
                         inCount_up <= transport false;</pre>
                         inwait_state <= transport true;</pre>
                      elsif (doneCount_down and true) then
                         inCount_down <= transport false;</pre>
                         inwait_state <= transport true;</pre>
                   end if:
                   wait until (not inCount'stable) or (inwait_state and COMSIG(3)
 = '1' and EN and rising_fct(CLK)) or (invait_state and CONSIG(2) = '1' and EN a
nd rising_fct(CLK)) or (doneCount_up and true) or (doneCount_down and true);
               end process control;
           end block Count;
           Clear: block (inClear and not(inClear'stable))
           begin
               code: process
               begin
               if guard then
               Clear_Loop : loop
               CHT <= CHT:
               CTT <= B"0000" after 5 ns;
               wait until not (inClear);
               if (not inClear ) then
               exit Clear_Loop;
               end if:
               exit Clear_Loop;
               end loop Clear_Loop;
               end if;
               CTT <= transport null;
               wait on guard;
               end process code;
           end block Clear;
           control: process begin
                 if (inCounter and not(inCounter'stable)) then
                    inCount <= transport true;</pre>
                 elsif (inCount and CONSIG(0) = '1') then
                    inCount <= transport false;</pre>
                    inClear <= transport true;</pre>
                 elsif (inClear and not (COMSIG(0) = '1') ) then
                    inClear <= transport false;</pre>
                    inCount <= transport true;</pre>
              end if:
              wait until (not inCounter'stable) or (inCount and COUSIG(0) = '1')
or (inClear and not (COWSIG(0) = '1') );
          end process control;
      end block Counter;
      Decode: block (inDecode and not(inDecode'stable))
      begin
          code: process
              variable CONREG: bit_vector (1 downto 0);
          begin
          if guard then
          CONSIG <= CONSIG;
          loop
          wait on STRB until STRB = '1';
          COMREG := COM;
          case CONREG is
          when "00" =>
```

27

----

COESIG <= B"OOO1" after 5 ns; when "01" => COESIG <= B"0010" after 5 ns; when "10" => CONSIG <= B"0100" after 5 ns; when "11" => COMSIG <= B"1000" after 5 ns; end case; end loop ; wait ; end if; COMSIG <= transport null; wait on guard; end process code; end block Decode; Load\_limit: block (inLoad\_limit and not(inLoad\_limit'stable)) begin code: process begin if guard then LIM <= LIM; loop wait on STRB until STRB = '0' and COWSIG(1) = '1'; LIM <= DATA after 10 ns; end loop ; wait ; end if; LIM <= transport null;</pre> wait on guard; end process code; end block Load\_limit; Update\_output: block (inUpdate\_output and not(inUpdate\_output'stable)) begin code: process begin if guard then CWT\_OUT\_sig <= CWT\_OUT\_sig; loop CWT\_OUT\_sig <= CWT; wait on CNT; end loop ; wait ; end if; CTT\_OUT\_sig <= transport null; wait on guard; end process code; end block Update\_output; Update\_enable: block (inUpdate\_enable and not(inUpdate\_enable'stable)) begin code: process begin if guard then loop EX <= CWT /= LIM after 10 ns; wait on LIM, CNT; end loop ; wait ; end if; EN <= transport null;</pre> wait on guard; end process code; end block Update\_enable; control: process begin if (inControlled\_counter and not(inControlled\_counter'stable)) then inCounter <= transport true;</pre> inDecode <= transport true;</pre> inLoad\_limit <= transport true;</pre>

-

------

```
inUpdate_output <= transport true;
inUpdate_enable <= transport true;
end if;
wait until (not inControlled_counter'stable);
end process control;
end block Controlled_counter;
```

CHT\_OUT <= transport CHT\_OUT\_sig; start: process begin inControlled\_counter <= transport true; wait; end process start;

end Controlled\_counterA;

## **B** DRACO Appendix : SpecChart textual code

State DRACO

```
{
 name
 {
    DRACO
 }
 declarations
 {
   port POWER : in switch ;
   port CE_L : in bit ;
    port RESET_L : in bit ;
   port ALE : in bit;
   port WRITE_L : in bit;
   port READ_L : in bit;
   port ERROR_L : out bit;
   port PARITY_IN : in bit;
   port PARITY_OUT: out bit;
   port AD_IN: in LSB ;
   port AD_OUT: out LSB ;
   port MSB_I0_BUS_IN : in MSB ;
   port MSB_IO_BUS_OUT : out MSB := X"FF";
   port LSB_IO_BUS_IT : in LSB ;
   port LSB_IO_BUS_OUT : out LSB := X"FF";
   signal ADDR_LATCH : LSB ;
   signal PARITY_LATCH : bit;
   signal CONFIG_STATUS_REG : LSB ;
   signal MSB_BUF : MSB ;
   signal LSB_BUF : LSB ;
   signal MSB_IO_DIR_REG : MSB ;
   signal LSB_IO_DIR_REG : LSB ;
   signal EKEY : key := off;
}
connections
{ }
estimates
{ }
constraints
{ }
sequential substates
{
  WAIT :
    (EI, POWER = onn and not (POWER'stable), POWER_OW),
    (EI, RESET_L='0' and not (RESET_L'stable) and POWER=onn, RESET),
    (EI, (ALE = '0') and not (ALE'stable)
                     and (POWER = onn) and (CE_L = '0'), ADDRESS),
    (EI, (READ_L = '0') and not (READ_L'stable)
                     and (POWER = onn) and (CE_L = '0'), READ),
    (EI, (WRITE_L = '0') and not (WRITE_L'stable)
                     and (POWER = onn) and (CE_L = '0'), WRITE) ;
  POWER_ON : (EOC, true, WAIT);
             (EOC, true, WAIT);
  RESET :
  ADDRESS :
             (EOC, true, WAIT);
 READ :
             (EOC, true, WAIT);
  WRITE :
             (EOC, true, WAIT);
}
}
```

------

state

-----

---

- - - - - -

#### 

### State WAIT

state { name { WAIT } declarations { } connections { } estimates { } constraints {} code { null ; } }

#### State POWER\_ON

state { name { POWER\_OM } declarations {} connections {} estimates {} constraints { } code { ADDR\_LATCH <= transport X"FF"; MSB\_I0\_DIR\_REG <= transport X"00"; LSB\_I0\_DIR\_REG <= transport X"00";</pre> } }

31

- -----

- ------

-----



state { name { RESET } declarations { } connections { } estimates { } constraints { } code { ADDR\_LATCH <= transport X"00"; PARITY\_LATCH <= transport '0'; CONFIG\_STATUS\_REG <= transport X"00"; MSB\_BUF <= transport X"00";</pre> LSB\_BUF <= transport X"00"; MSB\_I0\_DIR\_REG <= transport %"00"; LSB\_I0\_DIR\_REG <= transport X"00"; ERROR\_L <= transport '1'; EKEY <= off; }

}

### State ADDRESS

state { name { ADDRESS } declarations { } connections { } estimates {} constraints { } code -{ ADDR\_LATCH <= transport AD\_IN; PARITY\_LATCH <= transport PARITY\_IM;</pre> } }

-----

----

#### State WRITE

```
state
{
name
{
   WRITE
}
declarations
{
   variable T : time := 120 fs;
   variable TW : time := 60 fs;
  variable MSB_FF : MSB := X"00";
   variable LSB_FF : LSB := X"00";
}
connections
{ }
estimates
{ }
constraints
{ }
code
{
                                                              -- Clear write_ack
 COMFIG_STATUS_REG(4) <= transport '0';
                                                         -- Check address parity
 if (CONFIG_STATUS_REG(2) = '1') and
    (ODD_PARITY(ADDR_LATCH) /= PARITY_LATCH) then
    assert (false)
    report "ERROR : Parity error in received address, Write aborted"
    severity note;
    ERROR_L <= transport '0';</pre>
    CONFIG_STATUS_REG(3) <= transport '1';
                                                           -- Check data parity
 elsif ((COMFIG_STATUS_REG(1) = '1') and
       (ODD_PARITY(AD_IM) /= PARITY_IM)) then
    assert (false)
    report "ERROR : Parity error in received data, Write aborted"
    severity note;
    ERROR_L <= transport '0';</pre>
    COMFIG_STATUS_REG(3) <= transport '1';</pre>
                                                     -- Write first key address
 elsif (ADDR_LATCH = X"80") then
    if ((AD_II = X"AA") and (EKEY /= onn)) then
          EKEY <= mid;
    elsif (AD_IW /= X"AA") then
          EKEY <= off;
          COMFIG_STATUS_REG(5) <= '0';</pre>
    end if;
                                                    -- Write second key address
 elsif (ADDR_LATCH = X"7F") then
     if (EKEY = onn) then
        if (AD_II = X''55'') then
           CONFIG_STATUS_REG(7 downto 6) <= transport "01";
        elsif (AD_II = X''AA'') then
           CDUFIG_STATUS_REG(7 downto 6) <= transport "10";
        end if;
    elsif (EKEY = mid) then
       if (AD_II = X''55'') then
          EKEY <= onn;
          COMFIG_STATUS_REG(5) <= '1';
       else
         EKEY <= off;
       end if;
```

```
end if ;
```

-- Reset Error elsif (ADDR\_LATCH = X"OF") then ERROR\_L <= transport '1';</pre> COMFIG\_STATUS\_REG(3) <= transport '0'; -- Write High Byte Diection Register elsif  $(ADDR_LATCH = X''O4'')$  then if  $(COMFIG_STATUS_REG(7) = '1')$  then MSB\_IO\_DIR\_REG <= transport AD\_IW ;</pre> MSB\_IO\_BUS\_OUT <= transport MSB\_FF or AD\_IW after T;</pre> else assert false report "ERROR : Attempt to set MSB IO\_DIR with config locked" severity note; ERROR\_L <= transport '0';</pre> COMFIG\_STATUS\_REG(3) <= transport '1'; end if; -- Write Low Byte Diection Register elsif  $(ADDR_LATCH = X''O3'')$  then if  $(COMFIG_STATUS_REG(7) = '1')$  then LSB\_IO\_DIR\_REG <= transport AD\_IW; LSB\_IO\_BUS\_OUT <= transport LSB\_FF or AD\_IM after T; else assert false report "ERROR : Attempt to set LSB IO\_DIR with config locked" severity note; ERROR\_L <= transport '0';</pre> COMFIG\_STATUS\_REG(3) <= transport '1'; end if; -- Write Configuration Register elsif (ADDR\_LATCH = X''O2'') then if (CONFIG\_STATUS\_REG(7) = '1') then CONFIG\_STATUS\_REG (2 downto 0) <= transport AD\_IN (2 downto 0); else assert false report "ERROR : Attempt to reconfigure DRACO with config locked" severity note; ERROR\_L <= transport '0'; COMFIG\_STATUS\_REG(3) <= transport '1'; end if; -- the address is 01, 00, OE elsif ((ADDR\_LATCH = X"00") or (ADDR\_LATCH = X"01") or (ADDR\_LATCH = X"OE")) then if (CONFIG\_STATUS\_REG(6) = '1') then case ADDR\_LATCH is -- Write to High IO Byte when "00000001" => if  $(COMFIG_STATUS_REG(0) = '1')$  then MSB\_BUF <= transport AD\_II;</pre> else MSB\_BUF <= transport AD\_IM; MSB\_FF := OWES\_COMP(AD\_IW); MSB\_IO\_BUS\_OUT <= transport MSB\_FF or MSB\_I0\_DIR\_REG after T; COMFIG\_STATUS\_REG(4) <= transport '1'; end if; EKEY <= off; COMFIG\_STATUS\_REG(5) <= transport '0'; -- Write to Low IO Byte when "00000000" => if (COMFIG\_STATUS\_REG(0) = '1') then LSB\_BUF <= transport AD\_IM; else LSB\_BUF <= transport AD\_IM; LSB\_FF := ONES\_COMP(AD\_IN);

34

- - - - -

```
LSB_IO_BUS_OUT <= transport
                     LSB_FF or LSB_IO_DIR_REG after T;
                     CONFIG_STATUS_REG(4) <= transport '1';
                  end if;
                  EKEY <= off;
                  COMFIG_STATUS_REG(5) <= transport '0';
                                                 -- Write to Checksum IO Byte
             when "00001110" =>
                  if (COMFIG_STATUS_REG(0) = '1') then
                     if (OWES_COMP(LSB_BUF + MSB_BUF) = AD_IW) then
                        MSB_FF := OWES_COMP(MSB_BUF);
                        MSB_IO_BUS_OUT <= transport
                        MSB_FF or MSB_IO_DIR_REG after T;
                        LSB_FF := OWES_COMP(LSB_BUF);
                        LSB_IO_BUS_OUT <= transport
                        LSB_FF or LSB_IO_DIR_REG after T;
                        CONFIG_STATUS_REG(4) <= transport '1';
                     else assert false
                          report " ERROR : Checksum check failed"
                          severity note;
                          ERROR_L <= transport '0';
                         CONFIG_STATUS_REG(3) <= transport '1';
                     end if;
                    EKEY <= off;
                    CONFIG_STATUS_REG(5) <= transport '0';
               else assert false
               report "ERROR : Checksum Write with checksum option disabled"
                     severity note;
                     ERROR_L <= transport '0';</pre>
                     COMFIG_STATUS_REG(3) <= transport '1';
                 end if:
            when others =>
                 null;
       end case;
                                                            -- Data is locked
    else assert false
        report "ERROR : Attempt ot write data or checksum with data locked"
        severity note;
        ERROR_L <= transport '0';</pre>
        CONFIG_STATUS_REG(3) <= transport '1';
    end if;
                                  -- if control reaches here, invalid address
else assert false
     report "ERROR : Write to an invalid address, Write aborted"
     severity note;
     ERROR_L <= transport '0';</pre>
     CONFIG_STATUS_REG(3) <= transport '1';
end if:
wait until ((WRITE_L = '1') and not (WRITE_L'stable)
                            and (POWER = onn) and (CE_L = '0');
```

} }

-----

. . . . . . . . . . . . . . . .

-----

State READ

state { name { READ } declarations { variable TRLDV : time := 100 fs; variable INTERWAL\_DBUS : LSB ; } connections { } estimates { } constraints { } code ſ -- Check Address parity if (CONFIG\_STATUS\_REG(2) = '1') and (ODD\_PARITY(ADDR\_LATCH) /= PARITY\_LATCH) then assert (false) report " ERROR : Parity error in received address, Read aborted" severity note; ERROR\_L <= transport '0';</pre> CONFIG\_STATUS\_REG(3) <= transport '1'; AD\_OUT <= transport INTERNAL\_DBUS after TRLDV; PARITY\_OUT <= transport EVEW\_PARITY(INTERNAL\_DBUS) after TRLDV;</pre> -- Read inverted checksum elsif (ADDR\_LATCH = X"OE") then INTERNAL\_DBUS := OMES\_COMP(MSB\_BUF + LSB\_BUF); AD\_OUT <= transport INTERNAL\_DBUS after TRLDV; PARITY\_OUT <= transport ODD\_PARITY(INTERNAL\_DBUS) after TRLDV;</pre> -- Read MSB IO direction register elsif (ADDR\_LATCH = X"04") then INTERNAL\_DBUS := MSB\_I0\_DIR\_REG; AD\_OUT <= transport INTERNAL\_DBUS after TRLDV; PARITY\_OUT <= transport ODD\_PARITY(INTERNAL\_DBUS) after TRLDV;</pre> -- Read LSB ID direction register elsif (ADDR\_LATCH = X''O3'') then INTERNAL\_DBUS := LSB\_IO\_DIR\_REG; AD\_OUT <= transport INTERNAL\_DBUS after TRLDV; PARITY\_OUT <= transport ODD\_PARITY(INTERNAL\_DBUS) after TRLDV;</pre> -- Read STATUS register elsif (ADDR\_LATCH = X"O2") then INTERNAL\_DBUS := CONFIG\_STATUS\_REG; AD\_OUT <= transport INTERNAL\_DBUS after TRLDV; PARITY\_OUT <= transport ODD\_PARITY(INTERNAL\_DBUS) after TRLDV;</pre> -- Read MSB IO bus elsif (ADDR\_LATCH = X"01") then INTERNAL\_DBUS := ONES\_COMP(MSB\_I0\_BUS\_IN); AD\_OUT <= transport INTERNAL\_DBUS after TRLDV; PARITY\_OUT <= transport ODD\_PARITY(INTERNAL\_DBUS) after TRLDV;</pre> -- Read LSB IO bus elsif (ADDR\_LATCH = X"00") then INTERWAL\_DBUS := OWES\_COMP(LSB\_I0\_BUS\_IW); AD\_OUT <= transport INTERNAL\_DBUS after TRLDV; PARITY\_OUT <= transport ODD\_PARITY(INTERNAL\_DBUS) after TRLDV;</pre>

يور المحمد في الجرير الذا ي محمد محمد المحمد المحمد محمد المحمد المحمد المحمد المحمد المحمد المحمد الم

```
else assert false
    report "ERROR : Read attempt from an invalid address, Read aborted"
    severity note;
    ERROR_L <= transport '0';
    COUFFIG_STATUS_REG(3) <= transport '1';
    AD_OUT <= transport INTERNAL_DBUS after TRLDV; -- junk (undefined)
    PARITY_OUT <= transport EVEN_PARITY(INTERNAL_DBUS) after TRLDV;
end if;
vait until ((READ_L = '1') and not (READ_L'stable)
    and (POWER = onn) and (CE_L = '0'));
```

} } - ----

----