## Lawrence Berkeley National Laboratory Bldg Technology Urban Systems

Title
Reconfigurable Hybrid-Switched-Capacitor-Resonant LED Driver for Multiple Mains Voltages
Permalink
https://escholarship.org/uc/item/8pw0571d

## Journal

IEEE Journal of Emerging and Selected Topics in Power Electronics, 6(4)
ISSN
2168-6777

## Authors

Le, Chengrui
Gerber, Daniel L
Kline, Mitchell
et al.

## Publication Date

2018
DOI
10.1109/jestpe.2018.2859408

Peer reviewed

# Reconfigurable Hybrid-Switched-Capacitor-Resonant LED Driver for Multiple Mains Voltages 

Chengrui Le ${ }^{\oplus}$, Student Member, IEEE, Daniel L. Gerber ${ }^{\bullet}$, Student Member, IEEE, Mitchell Kline, Member, IEEE, Seth R. Sanders, Fellow, IEEE, and Peter R. Kinget ${ }^{\oplus}$, Fellow, IEEE


#### Abstract

This paper presents a hybrid-switched-capacitorresonant (HSCR) light-emitting diode (LED) driver based on a stackable switched-capacitor (SC) converter IC rated for 15-20-W applications. Bulky transformers have been replaced with an SC ladder to perform high-efficiency voltage step-down conversion; an $L C$-resonant output network provides almost lossless current regulation and demonstrates the potential of capacitive galvanic isolation. The integrated SC modules can be stacked in the voltage domain to handle a large range of input voltage ranges that largely exceed the voltage limitation of the medium-voltage-rated $120-\mathrm{V}$ silicon technology. The LED driver demonstrates $\mathbf{> 9 1 \%}$ efficiency over a rectified input dc voltage range from 160 to $180 \mathrm{~V}_{\text {dc }}$ with two stacked ICs; using a stack of four ICs $\mathbf{> 8 9 . 6 \%}$ efficiency is demonstrated over an input range from 320 to $360 V_{\text {dc }}$. The LED driver can dim its output power to around $10 \%$ of the rated power while maintaining $>70 \%$ efficiency with a pulsewidth modulation-controlled clock gating circuit.


Index Terms-dc-dc power converters, light emitting diodes (LED), power integrated circuits, switched capacitor (SC) circuits, zero voltage switching (ZVS).

## I. Introduction

SOLID-STATE lighting has shown great promise as an efficient, environmentally friendly, and affordable alternative to incandescent and fluorescent lights. The engineering-economic analysis suggests light-emitting diode (LED) lighting is more cost-effective due to its high luminous efficacy and long life span, which significantly saves electric energy and reduces replacement cost. Thanks to their small form factor, LED bulbs with a small LED driver can be combined in many shapes in various applications to provide fantastic lighting effects.

Since an LED is a current-driven device whose light emission intensity is proportional to its forward conduction current, LED drivers are necessary to provide current regulation over a range of input and load conditions. A simple way

[^0]to drive LEDs is to use a linear regulator. Compared with other topologies, linear regulators are often smaller in size without bulky magnetics, easier to design, and they emit little electromagnetic interference. However, the efficiency of linear regulators is inversely proportional to the conversion ratio and thus too low for most applications requiring high energy efficiency. Fig. 1(a) shows a linear LED driver that efficiently performs current regulation and power factor correction (PFC) by alternating the average load impedance with switches and multichannel LED strings [1]. Disadvantages of such a topology include difficulties in performing LED dimming and adapting to applications with various input or output specifications. Switched-mode LED drivers can achieve much higher power transfer efficiency than linear regulators by using passive energy storage devices and keeping the switch transistors in full-ON and full-OFF states most of the time. The buck-based LED driver, as shown in Fig. 1(b), is a widely used topology that can achieve higher efficiency ( $>90 \%$ ) and handle a wide range of input and loading conditions with a simple architecture. In [2], with a $5.5-\mathrm{mH}$ inductor and a peak current-controlled pulsewidth modulation (PWM) method, the driver achieves $>80 \%$ efficiency and $>0.9$ power factor with large input and LED load variations. Despite its simple topology and good performance, the buck-based driver is not isolated from the ac mains, which can be a safety hazard in certain applications. In addition, the $5.5-\mathrm{mH}$ inductor is large in size. To provide galvanic isolation, the most common solution is to use transformers. Fig. 1(c) shows the flyback-converterbased LED driver that is popular in low-to-moderate power applications [3]. The major drawback of the transformer-based LED driver is relatively large size and high cost due to the transformer, whose power handling capability is related to its volume. One example of the commercial flyback LED driver is shown in Fig. 2 [4], where the magnetic transformer takes up significant space onboard and cost around \$2.

Switched-capacitor (SC) dc/dc converters provide another solution for high performance and highly integrated LED drivers. In comparison to magnetic-based converters, the SC topologies have a few fundamental advantages. As concluded in [5], any dc/dc converter must have at least two time-varying and/or nonlinear resistors (e.g., switches) and one reactance. The effectiveness of utilizing these two kinds of basic elements in a power converter decides its intrinsic performance-tocost ratio. For integrated switching transistors, the cost of a device is proportional to its voltage-current (V-A) product. Larger transistors are typically required in order to stand


Fig. 1. Schematics of LED drivers. (a) Simplified circuit of an ac/dc converterfree LED driver. (b) Simplified circuit of a conventional buck LED driver. (c) Simplified circuit of a conventional off-line flyback LED driver.


Fig. 2. Dissembled commercial flyback LED driver circuit.
higher voltage stress or to handle larger current while keeping resistive loss small. Likewise, in order to reduce the size of reactive components, one must minimize their required energy storage or $V-A$ stress. Thus, switching converters should be designed in a way that reduces the total $V-A$ stress over the components. Reference [5] gives two fundamental limits on the minimal $V-A$ stress of the switches and reactive parts of a converter. Through a detailed first-order analysis in [6], it is concluded that SC converters can be superior to the inductor-based buck converter in terms of switch and reactive element utilization, approaching the given fundamental limits.

One of the noted advantages of the SC converter topologies is that their main reactive components are capacitors, which exhibit a substantially higher energy and power density than magnetics. Such is true for both integrated and discrete components. Typical surface mount capacitors can easily have an energy density three orders of magnitude larger than that of inductors [7]. The significantly higher energy density of capacitors allows for greater potential for integration. In addition, since most of the SC converter topologies (e.g., the ladder type or series-parallel type) arrange the power elements in series to interface the high input/output voltage level, the voltage stress on each individual component is only a fraction of the total rating. This allows the SC converters to use devices with lower voltage rating for "high" voltage applications. In magnetic-based converters, the main switches and reactive elements usually need to stand the whole input voltage or even higher.

However, SC dc/dc converters typically have a fixed input to output-voltage ratio. This behavior can be a disadvantage since LED devices are more conveniently controlled by a regulated forward current. Because of the process, voltage and
temperature variation in an LED's $I-V$ characteristic, it is impractical to control the LED's output by voltage regulation. A highly efficient current regulation scheme is required to take advantage of the SC converter topology for use in an LED driver. To achieve this goal, a hybrid-switched-capacitorresonant (HSCR) strategy has been developed to combine the SC ladder topology with the series-resonant converter [8]. The proposed HSCR converter leverages the advantages of the SC topology while offering nearly lossless regulation of the output current and a soft-switching configuration to handle the parasitic capacitance of the switching transistors. The series-resonant stage can potentially provide a capacitive galvanic isolation barrier for the LED driver application as well.

We improved the HSCR architecture and implemented a highly integrated LED driver for a wide range of mains voltage standards [9]. To assist in integration, our design takes advantage of the multilevel architecture of the SC ladder topology and the lowered individual device stress. As such, we use a medium-voltage-rated analog-bipolar-CMOS-DMOS (ABCD) technology to integrate the power transistors, gate drivers, level shifters, and internal dc-dc converters into a standard SC module. These modules can then be stacked in the voltage domain to interface with various mains voltages. This paper analyzes the proposed HSCR dc/dc converter topology [9] and describes the modularized IC implementation in detail. This paper also provides the detailed analysis of the power loss of the SC ladder, the design of the resonant network, and the performance of the HSCR converter under two different output stage configurations. The measurement results of both two-chip stacking and four-chip stacking HSCR converters are reported. This paper is organized as follows. Section II introduces the proposed HSCR dc/dc converter. Section III describes the implementation details of the HSCR converter module IC, and Section IV discusses the measurement results. Finally, Section V concludes this paper.

## II. Hybrid-Switched-Capacitor-Resonant DC-DC CONVERTER

## A. System Architecture

Fig. 3 shows the simplified system architecture of the proposed HSCR LED driver [9]. A PFC rectifier interfaces the $120-\mathrm{V}_{\mathrm{AC}}$ line voltage to the input of the HSCR converter, converting the ac source voltage to about $170 \mathrm{~V}_{\mathrm{dc}}$. One example of the PFC rectifier front-end implementation


Fig. 3. (a) System architecture of the chip-stacking HSCR LED driver. (b) Two-phase nonoverlapping gate-drive signals. (c) Differential output signal between nodes $C$ and $C_{b}$ of the SC ladder.
that works with the proposed HSCR converter can be found in [10]. The HSCR converter consists of two main building blocks: a two-phase balanced 4:1 step-down power train and an $L C$-resonant output stage. Capacitors $C_{1}, C_{2}, C_{3}$, and $C_{4}$ in the power train are dc capacitors, which ideally distribute the input dc link voltage evenly. In order to balance the charge across each capacitor, flying capacitors $C_{5}-C_{10}$ are switched in a pair of nonoverlapping phases with $50 \%$ duty cycle, as shown in Fig. 3(b). All of the switches and their driving circuits are integrated on-chip. As described in Section I, a chipstacking configuration is implemented in order to overcome the breakdown voltage limit of the silicon technology. The SC ladder shown in Fig. 3 is split into two identical parts each with two dc voltage levels and eight main switches. This eight-switch part is designed as a standard SC module which can be stacked in series in the voltage domain and configured to stand a range of input dc voltage levels. The balanced topology of the SC ladder creates a differential ac square waveform across any two of the symmetrical flying nodes [e.g., node C and Cb in Fig. 3(a)]. This differential ac signal is then fed through the $L C$-resonant tank and rectified to drive the output LEDs. The differential topology helps in minimizing the common-mode signal feedthrough to the output. With high-voltage (e.g., 5 kV ) multi-layer ceramic capacitor capacitors, the resonant bridge can provide dc galvanic isolation between the LED heat spreader assembly and the power train. Since the resonant capacitors are rated for high voltage, the input of the $L C$ bridge can be attached to any of the symmetrical flying nodes. By varying the switching frequency of the SC ladder, the imaginary impedance of the $L C$ tank can be altered, thus allowing for output current regulation. Another $L C$ output network that utilizes all the
differential nodes in the SC ladder is shown in Fig. 4 and will be analyzed in Section II-B. The modified topology reduces the required capacitance of the dc and flying capacitors and boosts the power efficiency.

## B. Power Loss of the SC Ladder

A proper design of the HSCR dc-dc converter requires insights in analyzing and minimizing its power loss. There are three major contributions of power loss from the SC ladder in steady state: 1) charge sharing loss between the power capacitors during the two-phase operation; 2) resistive conduction loss due to the resonant output current flowing through the power switches; and 3) gate drive loss. The other switching losses, shoot-through current losses, and other parasitic losses are relatively small and thus are not discussed in this paper. The efficiency of the output resonant stage and the overall converter will be discussed in Section II-D. We can model the steady-state behavior of the SC ladder as an ideal transformer with a series output impedance $R_{S}$ [11], which represents the power losses and the requisite output voltage drop to transfer charge from input to the load.

The charge sharing loss of traditional SC converters has been well studied, and given the complexity of the multiphase and many-element $R C$ network, the concept of slow switching limit (SSL) and fast switching limit (FSL) have been used to approximate $R_{S}$ [11]-[13]. The SSL and FSL operation conditions are based on the maximum time constant $\tau$ of the SC ladder with respect to the switching clock period $T_{\mathrm{sw}}$. If $\tau \ll T_{\text {sw }}$, which is the SSL condition, all the charge sharing between the capacitors or voltage sources is completed within one clock phase. Thus, the total loss is $\sum_{i}(1 / 2) C_{i} \Delta v_{i}^{2}$, where


Fig. 4. Charge flow in the SC ladder when the $L C$-resonant bridge is attached to all four pairs of differential notes.
the ripple voltage $\Delta v_{i}$ across each capacitor $C_{i}$ is irrelevant to the resistances in the SC network. The corresponding output impedance can be expressed as $R_{\text {SSL }}=\gamma\left(1 / C_{s c} f\right)$, where $\gamma$ is a constant factor derived from the SC ladder topology, $C_{s c}$ is the total capacitance of the SC ladder, and $f$ is the switching frequency. If $\tau \gg T_{\mathrm{sw}}, \Delta v_{i}$ is very small and the charging and discharging current $i_{r, i}$ through each conduction path resistance $R_{i}$ can be viewed as constant. In this case, which is called the FSL condition, the total loss can be calculated as $\sum_{i} i_{r, i}^{2} R_{i}$, and the output impedance is $R_{\mathrm{FSL}}=\delta R_{o n}$, where $\delta$ is another constant factor derived from the SC ladder structure. If $\tau$ is comparable with $T_{\mathrm{sw}}$, the loss is a function of the two [13].

The resistive conduction loss caused by the resonant output current of the SC ladder can be written as $I_{\mathrm{rms}}^{2} \cdot \sigma R_{o n}$, where $I_{\mathrm{rms}}$ is the rms value of the resonant output current and $\sigma$ is a constant factor. Thus, the equivalent output impedance is similar to the FSL condition: $R_{C}=\sigma R_{o n}$.

The gate drive power of the primary power switches is another major source of loss. For an n:1 HSCR dc-dc converter, the number of high power switches is $2 n$. Thus, the total gate drive loss is given by

$$
\begin{equation*}
P_{G}=2 n f C_{g g} V_{g}^{2}=p_{1} \cdot f n W V_{g}^{2} \tag{1}
\end{equation*}
$$

where $C_{g g}$ is the parasitic gate capacitance of the switch transistors, which is proportional to the transistor width $W$, and $V_{g}$ is the gate drive voltage. $p_{1}$ is a constant derived from transistor characteristics as follows:

$$
\begin{equation*}
p_{1}=2 \cdot \frac{C_{g g}}{W}=2 C_{0} \tag{2}
\end{equation*}
$$

where $C_{0}$ is the parasitic gate capacitance of the transistor per unit width. It is a common process characteristic of MOSFETs. Similarly, $R_{\text {on }}$ of transistors in the linear region can be written as

$$
\begin{equation*}
R_{\mathrm{on}} \approx \frac{1}{\mu_{n} C_{o x} \frac{W}{L}\left(V_{g}-V_{\mathrm{th}}\right)}=p_{2} \cdot \frac{1}{W \cdot\left(V_{g}-V_{\mathrm{th}}\right)} \tag{3}
\end{equation*}
$$

where $p_{2}$ is also a constant derived as follows:

$$
\begin{equation*}
p_{2}=\frac{L}{\mu_{n} C_{o x}} \tag{4}
\end{equation*}
$$

where $\mu_{n}$ and $C_{o x}$ are also process characteristics of MOSFETs. Combining the power loss of charge sharing, resistive conduction, and gate driving, the minimum value of
the total power loss from the SC ladder is limited by the following three terms: $\left(k_{1} / C_{s c} f\right),\left(k_{2} / n W\left(V_{g}-V_{\text {th }}\right)\right)$, and $k_{3} \cdot f n W V_{g}^{2}$, where $k_{1,2,3}$ are constant parameters. Since we use off-chip ceramic dc and flying capacitors, $C_{s c}$ is mainly limited by the component cost and printed circuit board (PCB) area. Parameters $f,(n \cdot W)$, and $V_{g}$ need to be traded off to optimize the power efficiency.

## C. Multilevel-Resonant Output Network

An alternative HSCR converter topology using a multilevelresonant $L C$ output stage is proposed and shown in Fig. 4. As mentioned in Section II-A, the isolation capacitors in the resonant tank are rated for high voltage (e.g., 5 kV ) and can be attached to any of the output differential nodes of the SC ladder. Thus, in the multilevel output network, we make use of every level of the SC ladder. Fig. 4 shows the charge flow of the modified HSCR converter in both phases of operation. Since each level of the SC ladder contributes equally to the output power in this modified topology, the converter is effectively a series-parallel circuit, but with zero charge variations of the dc and flying capacitors. As a result, the ideal circuit is free of capacitor charging and discharging loss and the current flows in the power train are purely resonant currents. From Fig. 4, the equivalent $R_{S}$ can be written as

$$
\begin{equation*}
R_{S}=\frac{2 R_{\mathrm{on}}}{n}=\frac{R_{\mathrm{on}}}{2} \tag{5}
\end{equation*}
$$

since $n=4$. Thus, the total power loss can be expressed as

$$
\begin{equation*}
P_{\text {loss_SC }}=I_{\mathrm{rms}}^{2} \cdot R_{S}+P_{G}=\frac{k_{2}^{\prime}}{n W\left(V_{g}-V_{\mathrm{th}}\right)}+k_{3}^{\prime} \cdot f n W V_{g}^{2} \tag{6}
\end{equation*}
$$

Here, we extract the conversion ratio $n$ from the constants to indicate its impact on the power loss. The absence of the $R_{\text {SSL }}$ term $\left(k_{1} / C_{\text {fly }} f\right)$ enables us to reduce the capacitance of the dc and flying capacitors by at least three orders of magnitude. However, the capacitors should still exist to handle the output current mismatch in the different branches of the $L C$ network, as well as provide enough dc supply for the gate drive channels in the SC converter IC. The absence of the $R_{\text {SSL }}$ term also allows the switching frequency to be reduced even with scarce capacitance resources, thereby reducing gate drive loss. However, $f$ is still limited by the passive components'


Fig. 5. (a) Equivalent circuit of the HSCR converter for ac analysis. (b) Simplified single-end equivalent circuit of the HSCR dc-dc converter. (c) Phase diagram used to design the resonant tank.
sizes in the resonant network, which will be analyzed in Section II-D. The performance of this topology is reported in Section IV.

## D. Design of the Resonant Tank

The analysis in this section is based on the improved multilevel-resonant architecture, as discussed in II-C. As shown in Fig. 4, the converter is differentially symmetric. The output stage consists of a split-wound coupled inductor, two isolation capacitors for each SC level (eight in total), and a bridge rectifier. The equivalent inductance on each side is $L_{T}$ and the capacitance is $C_{T}$ for each isolation capacitor. Fig. 5(a) shows the equivalent circuit for the ac components of the output stage. By removing the dc components, we can now look at the multilevel SC ladder stacked in the voltage domain as multiple basic switching cells aligned in parallel. Assuming that the devices are perfectly matched, the parallel ac output signals from each side of the balanced SC ladder are equal and $v_{S P}=-v_{S N}$. The resonant output stage is attached to the SC ladder to provide low-loss current regulation and achieve zero voltage switching (ZVS) operation. In addition, it has the potential to serve as a galvanic isolation barrier [8]. In order to properly design the $L C$ tank, a frequency-domain analysis is introduced in the following.

1) Circuit Analysis: The output stage is studied under the following assumptions: 1) the rectification diodes are ideal devices with fixed forward dc drop $V_{F}$ and linear on resistance $R_{F} ; 2$ ) the passive elements have no reactive parasitic elements; and 3) the loaded quality factor $Q_{L}$ of the resonant output stage is sufficiently high so that the current through the resonant tank is sinusoidal. Fig. 5(b) shows the simplified equivalent circuit of the $L C$-resonant stage. $v_{S}$ and $i_{S}$ are the fundamental components of the differential square-wave output voltage and current from the SC ladder. Voltage $v_{D}$ is the fundamental component of the input square-wave signal to the diode rectifier with ideal rectification diodes. Voltage $v_{T}$ is the voltage across the $L C$ tank, and $v_{R}$ is the voltage
across the resistive components in the output stage. Symbols $V_{S}, I_{S}, V_{D}, V_{T}$, and $V_{R}$ are the amplitudes of the sinusoidal signals. $P_{O}, V_{O}$, and $I_{O}$ are the dc output power, voltage, and current of the LED driver. $R_{S}=2 R_{o n} / n$ is derived from the ON-resistance of the switch transistors. $r$ represents the equivalent series resistances of the inductors. $R_{L}$ is the LED load resistance and is equivalent of a resistance $R_{L}^{\prime}=\left(8 R_{L} / \pi^{2}\right)$ looking into the diode rectifier bridge from the resonant tank's output. ${ }^{1}$ The total input resistance of the rectifier bridge can now be derived as $R_{i}=R_{L}^{\prime}+2 R_{F}+\left(2 V_{F} R_{L}^{\prime} / V_{O}\right)$, where $R_{F}$ and $V_{F}$ are the ON-resistance and the forward voltage of the diodes. $R_{L}$ and $V_{O}$ can be derived from the output power specification $P_{O}$ and the $I-V$ characteristics of the LED load. As an example, twelve 1.2-W LED diodes with a 3.2-V operation voltage give $R_{L} \approx 100 \Omega$ and $R_{L}^{\prime} \approx 81 \Omega$. Together with $R_{F}=0.025 \Omega$ and $V_{F}=0.5 \mathrm{~V}$, we have $R_{i} \approx 85 \Omega$. Thus, the power path efficiency of the HSCR converter excluding the gate drive power is given by

$$
\begin{equation*}
\eta_{r}=\frac{R_{L}^{\prime}}{R_{i}+R_{S}+r}=\frac{R_{L}^{\prime}}{R_{i}+2 R_{\mathrm{on}} / n+\omega L / Q_{i}} \tag{7}
\end{equation*}
$$

where $L=2 L_{T}$ is the total inductance of the resonant tank and $Q_{i}$ is the quality factor of the inductor. Using (1), (3), and (7), the overall conversion efficiency can be simplified as

$$
\begin{align*}
\eta & =\frac{P_{O}}{P_{G}+P_{O} / \eta_{r}}=\frac{1}{\frac{P_{G}}{P_{O}}+\frac{2 R_{\mathrm{on}}}{n R_{L}^{\prime}}+\frac{\omega L}{R_{L}^{\prime} Q_{i}}+\frac{R_{i}}{R_{L}^{\prime}}} \\
& =\frac{1}{c 1 \cdot(n W) f+c 2 \cdot(n W)^{-1}+c 3 \cdot f L+c 4} \tag{8}
\end{align*}
$$

where $c 1, c 2, c 3$, and $c 4$ are constants derived from the output specifications and device characteristics: $c_{1}=\left(2 C_{0} V_{g}^{2} / P_{O}\right)$, $c_{2}=\left(L / \mu_{n} C_{o x}\left(V_{g}-V_{\text {th }}\right)\right) \cdot\left(2 / R_{L}\right), c_{3}=\left(2 \pi / R_{L}^{\prime} Q_{i}\right)$, and $c_{4}=\left(R_{i} / R_{L}^{\prime}\right)$. The values of the design parameters $f, W$,

$$
\begin{aligned}
& { }^{1} I_{S}=(\pi / 2) I_{O}, V_{D}=(4 / \pi) V_{O}, \text { and } R_{L}^{\prime}=\left(V_{D} / I_{S}\right)=\left(8 V_{O} / \pi^{2} I_{O}\right)= \\
& \left(8 R_{L} / \pi^{2}\right)
\end{aligned}
$$

and $L$ need to be optimized for highest efficiency. Besides (8), we can derive another limit on the value of $f \cdot L$. Fig. 5(c) plots the phasor diagram of the resonant stage. As stated in assumption 3 ), $v_{S}, v_{T}, v_{R}$, and $i_{s}$ are sinusoidal signals. The phase angle between $v_{S}$ and $i_{S}$ is given by

$$
\begin{equation*}
\tan \psi=\frac{\omega L-\frac{1}{\omega C}}{R}=\frac{\sqrt{V_{S}^{2}-v_{R}^{2}}}{V_{R}} \approx \frac{\sqrt{V_{S}^{2}-V_{D}^{2}}}{V_{D}} \tag{9}
\end{equation*}
$$

where $C=(n / 2) C_{T}, R=R_{i}+R_{S}+r, V_{S}=(4 / \pi) V_{I} / n$, and $V_{D}=(4 / \pi) V_{O} . V_{I}$ is the dc input voltage of the SC ladder. From (9), we derive

$$
\begin{equation*}
f \cdot L=\frac{1}{2 \pi}\left(\tan \psi \cdot R+\frac{1}{2 \pi f C}\right) \approx \frac{\tan \psi R_{i}}{2 \pi}+\frac{1}{4 \pi^{2} f C} \tag{10}
\end{equation*}
$$

The first term in (10) is constant. Combining (8) and (10), we obtain

$$
\begin{equation*}
\eta \approx \frac{1}{c 1 \cdot W f+c 2 \cdot W^{-1}+c 3^{\prime} \cdot(f C)^{-1}+c 4^{\prime}} \tag{11}
\end{equation*}
$$

where $c 3^{\prime}$ and $c 4^{\prime}$ are constant parameters. The denominator can be minimized by optimizing the transistor width $W$ and switching frequency $f$ once the tank capacitance $C$ is given. From (11), larger capacitance within the design specifications should be used. However, the capacitance value is often safety-limited due to the common-mode impedance requirements for galvanic isolation. The usual upper bound is about 10 nF . Thus, in order to meet the safety standards, each isolation capacitor $C_{T}$ in the HSCR converter should be $\leq\left(5 \mathrm{nF} / n_{\text {stage }}\right)$, where $n_{\text {stage }}$ is the number of stages of the converter.
2) Zero Voltage Switching: The parasitic capacitor $C_{\mathrm{ds}}$ of each switch transistor needs to be charged to $V_{I} / n$ when the transistor is OFF and discharged to zero when it is ON, resulting in a significant energy loss at high frequencies and voltages. In order to minimize this loss, a ZVS condition should be enforced. This is achieved by providing a resonant switching transition during the dead time of the two-phase gate drive signals. Fig. 5(a) shows the parasitic $C_{\text {ds }}$ of the switch transistors. When switch $M_{2}$ is turned $\mathrm{ON}, C_{\mathrm{ds} 2}$ discharges from $V_{I} / n$ to zero, while $C_{\mathrm{ds} 4}$ is charged from zero to $V_{I} / n$. By keeping the switching frequency of the SC ladder above resonance, the tank current can displace the charge across all the $C_{\mathrm{ds}}$ capacitors. Fig. 6 shows one example of the ideal waveforms of the differential output voltage of the SC ladder and the resonant tank current together with the two-phase gate drive signals. The total charge that needs to be displaced from $C_{\mathrm{ds}}$ of $n$ stages is $Q_{\mathrm{ds}}=C_{\mathrm{ds}} V_{I} . Q_{\mathrm{ds}}$ should be smaller than the maximum charge $Q_{\max }$ that the tank current can displace. As depicted by the shaded region in Fig. 6, $Q_{\text {max }}$ can be found by integrating the tank current between the falling edge of the gate drive signal and the tank current's zero crossing. Thus, $Q_{\max }$ and the switching frequency range for ZVS are


Fig. 6. Example of ideal ZVS waveforms. Solid line: SC ladder differential output voltage. Dashed line: resonant tank current. Dotted line: two-phase gate-drive voltages.


Fig. 7. PWM dimming of the LED driver.
given by

$$
\begin{align*}
Q_{\max } & =\frac{1}{\omega} \int_{\frac{\pi}{2}}^{\frac{\pi}{2}+\psi}\left|i_{s}\right| \cos \theta d \theta=\frac{\left|i_{s}\right|}{\omega}(1-\cos \psi)  \tag{12}\\
f & \leq \frac{\left|i_{s}\right|}{2 \pi C_{\mathrm{ds}} V_{I}}(1-\cos \psi)=\frac{I_{O}}{4 C_{\mathrm{ds}} V_{I}}(1-\cos \psi) \tag{13}
\end{align*}
$$

## E. LED Dimming

The HSCR converter can be efficiently dimmed by gating the input clock with a low-frequency PWM signal, as shown in Fig. 7. The PWM signal activates and deactivates the HSCR converter at around 2 kHz with a tunable pulsewidth to control the average power delivered to the LED diodes. When the HSCR converter is activated, it operates with high efficiency as discussed previously. When it is completely deactivated, it consumes no power. However, the converter suffers extra power loss during the start-up and shutdown transitional phases, which reduces its average efficiency in the heavily dimmed situations.

## III. Stackable DC-DC Converter IC IMPLEMENTATION

## A. Chip-Stacking Topology

The prototype HSCR dc-dc converter is designed to handle multiple mains voltage standards, such as 120 and $240 \mathrm{~V}_{\mathrm{ac}}$, which, respectively, become 170 and $340 \mathrm{~V}_{\mathrm{dc}}$ after rectification. The characteristics and availability of industrial high voltage silicon processes can limit the application and performance of off-line power converter ICs. Taking advantage of the multilevel structure of the proposed HSCR topology,


Fig. 8. Architecture of the SC converter IC.
a chip-stackable dc-dc converter is implemented in a $120-\mathrm{V}$ rated technology. By stacking multiple chips, we can exceed the breakdown voltage limit of the silicon process and handle a range of input voltage levels.

1) Overall Architecture: The overall architecture of the stackable SC converter IC is shown in Fig. 8, which in this example represents the bottom chip of Fig. 3(a). The eight main switches, $M_{1}-M_{8}$, with their gate drive circuits are integrated onto the IC. Here, we represent each main switch and its driving circuits as a single channel, as shown in Fig. 10. The main switches are implemented with n-type laterally diffused metal-oxide-semiconductor (nLDMOS) transistors. Each transistor only needs to block a voltage drop of $V_{\mathrm{IN}} / n$, where $n$ is the conversion ratio of the converter. Since the off-chip capacitors $C_{1,2,5,6}$ are large ( $>200 \mathrm{nF}$ ), they can be used as dc voltage supplies for the gate drive channels. The static capacitors $C_{1}$ and $C_{2}$ supply the gate drive channels for $M_{1}, M_{2}, M_{5}$, and $M_{6}$. Similarly, the flying capacitors $C_{5}$ and $C_{6}$ supply the channels for $M_{3}$ and $M_{4}$. Two small capacitors $C_{\text {pump }}$, a voltage supply generator for $V_{\text {pump }}$, along with diodes $D_{1}$ and $D_{2}$ form a charge pump that provides the supply voltage for the channels of the top switches $M_{7}$ and $M_{8}$. Note that the voltage on the positive plate of $C_{\text {pump }}$ exceeds $V_{\text {TOP }}$ by $V_{\text {pump }}$ when the switches are turned ON. $V_{\text {pump }}$ should be large enough to supply the top channels while keeping $V_{\text {TOP }}+V_{\text {pump }}$ smaller than the breakdown voltage of the silicon process. $C_{\text {pump }}$ can be as small as a few $p F$ and can be integrated on chip with $D_{1}$ and $D_{2}$. The operation of the main switches is controlled by a pair of nonoverlapping clock signals CLK1 and CLK2. These signals are generated in the $0-5-\mathrm{V}$ voltage domain and are level-shifted to the voltage domain of each gate drive channel.
2) Signal Path and Delay Compensation: The stacked chips in the SC ladder can be configured to pass and synchronize the
gate drive clock signals for each switch channel. By activating the control bit EN, the bottom chip selects CLK as the input, from which a pair a nonoverlapping gate drive signals with the same frequency as CLK are generated. These clock signals are simultaneously sent in two directions. In one direction, the signals are fed through a delay chain and level-shifted to the gate drive channels within the chip, as shown in Fig. 9(a). In the other direction, the clock signals are level-shifted to above $V_{\text {TOP }}$ and sent to the upper chip. The upper chip can then utilize the synchronized clock signals in the same way. As discussed in Section II-B, in order to have optimal efficiency, the capacitor charge variation per clock phase $\Delta q$ should be minimized and balanced across capacitors. However, mismatched gate drive signals lead to unbalanced charge transfer and additional loss. In the worst case, gating mismatch can cause shoot-through current, which can burn a large amount of energy and destroy the switches. For these reasons, the delay compensation block is introduced to compensate for the delay in the clock signal path between chips. In general, the delay is a product of the level shifters, buffers, and signal path parasitics. The delay compensation ultimately allows for the gate drive signals to arrive at the main switches in all the chips with a negligible timing mismatch ( $<6 \mathrm{nS}$ ). The delay chain is implemented with 31 inverter-based delay elements and a 32:1 MUX, controlled by a 5-bit control signal. Each element can generate 580 ps of delay, allowing for a maximum delay of around 18 ns . The simulation shows that as long as the mismatch is within 6 nS between chips, its effect on efficiency is negligible.

## B. Gate-Driving Circuits Implementation

The schematic of a gate drive channel is shown in Fig. 10. The channel consists of a channel-supply generator, a level shifter, and a gate driver.


Fig. 9. Block diagram of (a) delay compensation system and (b) digital-controlled delay generation chain.


Fig. 10. Block diagram of the gate driver.

1) Channel-Supply Generator: A channel-supply generator is required to generate a $5-\mathrm{V}$ dc supply above the source voltage of the nLDMOS switching transistor in order to drive it. A $5-\mathrm{V}$ supply voltage is selected based on $V_{\mathrm{GS}}$, MAX of the nLDMOS device. The supply generator is implemented as a simple linear regulator due to the restrictions on the silicon area and the self-start-up requirements of the converter. Conveniently, the regulator can be built with the $5-\mathrm{V}$ Zener diode provided by the technology, as shown in Fig. 11(a). A reference voltage $V_{\mathrm{REF}}$ is generated from a bias current $I_{\text {bias }}$ flowing through a Zener diode and a diode-connected pLDMOS device. This reference voltage is held constant at $V_{\mathrm{REF}}=V_{\mathrm{ch}}$ vss $+V_{\mathrm{GS} 2}+V_{Z}$, where $V_{Z}$ is the Zener voltage. Transistor $M 1$ acts as amplifier whose output voltage is $V_{\mathrm{ch}}$ vdd $=V_{\mathrm{REF}}-V_{\mathrm{GS} 1} \approx V_{Z}+\left(I_{\mathrm{BIAS}} / K_{2}\right)^{1 / 2}-$ $\left(I_{\text {LOAD }} / K_{1}\right)^{1 / 2}$, where $K_{1}$ and $K_{2}$ are the $(1 / 2) \mu_{n} C_{o x}(W / L)$ constants of devices $M_{1}$ and $M_{2} . C_{1}$ is the output decoupling capacitor.

In the case where the regulator is in parallel with a flying capacitor, node ch_vss has a voltage swing of around 42.5 V . Due to the parasitics between the devices and the substrate, $V_{\mathrm{REF}}-V_{\text {ch_oss }}$ and $V_{\mathrm{GS} 2}$ can change drastically during the switching period. Thus, capacitor $C_{2}$ is needed to stabilize the reference node and protect devices from voltage breakdown. Ideally, we would like to reduce $I_{\text {bias }}$ to save power. On the
other hand, when a large pulse current is drawn from ch_vdd, e.g., while the gate driver is turning on the main switch by charging the $C_{\mathrm{GS}}$ of the large nLDMOS, the pulse current can be coupled through $C_{\mathrm{GS} 1}$ to the reference node $V_{\mathrm{REF}}$ and generate a significant $\Delta V$ across $C_{2}$. The rising slope of $V_{\text {REF }}$ to its set value influences the voltage at the gate of the main switch, which ultimately affects the switch's average $R_{o n}$. In order to reduce the voltage variation on $V_{\mathrm{REF}}$, the size of $M_{1}$ needs to be limited and the value of $I_{\text {bias }}$ should be optimized to balance power consumption and $V_{\text {REF }}$ variation.
2) Level Shifter: The schematic of the level shifter circuit is shown in Fig. 11(b). The input clock signals Clk and Clk_ $b$ are in the low voltage domain between $V_{D D}$ and $V_{S S}$, while the shifted output signal $\mathrm{Clk}_{\text {out }}$ is between $\mathrm{Ch}_{\text {VDD }}$ and $\mathrm{Ch}_{\text {vss }}$. The voltage drop from $\mathrm{Ch}_{\text {vSs }}$ to $V_{S S}$ can be up to 100 V . Transistors $M_{1}$ and $M_{2}$ form a differential pair with a regenerative-connected load $M_{7}$ and $M_{8} . M_{1}$ and $M_{2}$ are high-voltage devices that isolate the two voltage domains to protect the low-voltage transistors. The swing of the upshifted signal $V_{A}$ and $V_{B}$ is limited by diode-connected transistors $M_{5}$ and $M_{6}$, so they stay above $V_{C h_{-} V S S}$. To speed up the transition of the differential pair, a positive feedback loop is added to the level shifter. $V_{A}$ and $V_{B}$ are downshifted with another differential pair to the low voltage domain and are compared with Clk and Clk_ $b$. In the transition interval, Clk and Clk_ $b$ will switch first and become opposite in phase to the downshifted signals. Once the difference is detected, a large current $I_{\text {PULSE }}$ will be injected into the differential pair to speed up the flipping of the output signals. I PULSE is only injected during the transition interval and a small bias current $I_{\text {BIAS }}$ is left in the rest of the time to keep the operation point, which is more energy efficient.
3) Converter Start-Up: The HSCR dc-dc converter can self-start-up. As shown in Fig. 12, the charge flow during the start-up phase is marked with the red arrows. DC capacitors $C_{1}$ and $C_{2}$ are charged up once the input voltage $V_{\text {TOP }}$ rises. The bias current generator is connected directly to the input node TOP and provides a $5-\mathrm{V}$ supply voltage for the digital blocks. It also generates the bias current for all the channel-supply generators and level shifters. $C_{5}$ and $C_{6}$ are charged from node $V_{\text {MID }}$ through the reverse diodes in the nLDMOS transistors $M_{5}$ and $M_{6}$. The charge pump capacitors $C_{\text {PUMP }}$ are charged by the charge-pump-supply generator,

(b)

Fig. 11. Schematic of (a) channel-supply generator and (b) level shifter.


Fig. 12. Charge flow in the start-up phase of the converter.
which converts $\left(V_{\text {TOP }}-V_{\mathrm{MID}}\right)$ to $V_{\text {PUMP. }}$ As shown in 11(a), each channel-supply generator has a reference current path through a Zener diode across its dc input. In the start-up phase, the channel-supply generators stack in series and create a reference current path from $V_{\text {TOP }}$ to $V_{\text {SS }}$. This guarantees that all the channel-supply voltages can be generated during the start-up phase. The current path is also a resistive divider that sets the value of $V_{\text {MID }}$. In order to protect the transistors from the unbalanced voltage drop across the dc capacitors, $V_{\text {TOP }}$ should be ramped up with the clock signal applied.

## IV. Experimental Results

## A. Measurement Setup

The HSCR dc-dc converter IC is fabricated in an ABCD process with maximum $120-\mathrm{V}$ voltage tolerance on silicon. The die shown in Fig. 13 measures $14.1 \mathrm{~mm}^{2}$, which includes the eight main switch channels, the bias generation circuitry, the delay compensation block, and all the other supporting
digital circuits. The converter is packaged in a 40-pin Leadless Leadframe Package for testing. Fig. 14 shows the test board of a two-chip-stacking HSCR dc-dc converter driving a string of $121-\mathrm{W}$ white LEDs. The test board is implemented with a two-layer PCB and requires an input clock signal around 1 MHz to convert the input dc voltage to the specified output current. LED dimming is achieved by using a PWM control signal to gate the clock signal before it enters the test board. The digital configuration bits are manually set by jumper switches. Discrete $1 \mu \mathrm{~F}$ ceramic capacitors are used as the dc and flying capacitors in the SC ladder. The HSCR converter test board uses a split-wound coupled inductor with the total differential inductance $6.7 \mu \mathrm{H}$ and two $10-\mathrm{nF} 3-\mathrm{kV}$ capacitors as the $L C$-resonant tank. Isolation capacitors with higher voltage ratings can be used based on the safety standards. The inductor is built from Micrometal's T50-6 iron powder toroidal core, with a height of 0.5 cm and an outer diameter of 1.3 cm . The discrete components used to implement the two-chip-stacking HSCR dc-dc converter is summarized in Table I.


Fig. 13. SC converter die photograph.
TABLE I
Components Used in Prototype DC-DC Converter for Led Driver

| COMPONENT | Symbol in Fig. 3 | MPN | DESC. | QTY |
| :--- | :--- | :--- | :--- | ---: |
| DC capacitor | $\mathrm{C} 1 \sim \mathrm{C} 10$ | C3216X7R | $1 \mu \mathrm{~F}, 50 \mathrm{~V}$ | 10 |
| Isolation capacitor | $\mathrm{C}_{\mathrm{T}}$ | 2220 HC | $10 \mathrm{nF}, 3 \mathrm{kV}$ | 2 |
| Resonant inductor | $\mathrm{L}_{\mathrm{T}}$ | T50-6 | $26 \mathrm{AWG}, 6.7 \mu \mathrm{H}$ | 1 |
| Rectifier diode |  | PD3S160-7 | $60 \mathrm{v}, 1 \mathrm{~A}$ | 4 |



Fig. 14. Two-chip-stacking dc/dc converter for LED driver.
Fig. 15 shows the differential output voltage of a single stage of the SC ladder, which is the voltage of node A and Ab in Fig. 3. ZVS is achieved since the voltage transition across


Fig. 15. Voltage waveforms of the differential output nodes of the SC ladder (nodes A and Ab in Fig. 3). The waveform on top (Ch1) is a zoomed-in view of the switching edge of the signals.
the parasitic $C_{\mathrm{ds}}$ of switch transistors finishes within the $25-\mathrm{ns}$ nonoverlapping period of the two-phase gate-drive signals. The voltage of the flying nodes on one side of the balanced SC ladder (nodes A-D in Fig. 3) is shown in Fig. 16. The peak voltage stress on the switch transistor is around 45 V . The


Fig. 16. Voltage waveforms the flying nodes on one side of the SC ladder (nodes A-D in Fig. 3).


Fig. 17. Voltage across the LED string during dimming (upper waveform) and the voltage of the differential output nodes A and Ab in Fig. 3 (lower waveform).
well-aligned gate drive signals on chip, and between chips, enables the nearly ideally aligned waveforms of the flying nodes. Fig. 17 shows the output voltage across the LED string and the differential voltage of nodes A and Ab in Fig. 3 when the LEDs are dimmed. The start-up time of the output LEDs is $17 \mu \mathrm{~s}$ and shutdown time is about $60 \mu \mathrm{~s}$.

## B. Converter Performance With Different LC Output Stages

Two prototypes of the two-chip-stacking HSCR converter have been realized with single-level and multilevel $L C$ output stages, respectively. Measurements of their power efficiencies are carried out over an input voltage variation from 160 to $180 \mathrm{~V}_{\mathrm{dc}}$. The output currents are regulated to constant values by controlling the switching frequencies. The targeted current levels are set to show the maximum efficiencies of the converters. The measured efficiencies and switching frequencies are shown in Fig. 18. With the single-level $L C$ stage, the converter's efficiency varies between $85.6 \%$ and $90 \%$ for a $372-\mathrm{mA}$ output current. The switching frequency is tuned from 870 kHz to 1.14 MHz . The prototype with the multilevel $L C$ stage achieves higher efficiency between $91.5 \%$


Fig. 18. Measured switching frequencies, output currents, and efficiencies versus input voltage variation of the proposed LED driver with the single-level and multilevel output $L C$ stages connected.


Fig. 19. Theoretically calculated and measured efficiencies versus input voltage variation of the proposed LED driver with the multilevel output $L C$ stages.
and $92.2 \%$ while delivering a larger output current of 485 mA . As discussed in Section II-C, with limited capacitance in the SC ladder, the multilevel $L C$ stage allows us to lower the switching frequency of the SC ladder from around 1 MHz to between 300 and 400 kHz . The improved efficiency of the multilevel-resonant topology is the result of the minimized capacitive charge sharing load and loss, as well as lowered gate-drive power consumption. To validate 11 , we plotted the calculated versus measured efficiency of the HSCR converter with the multilevel $L C$ stage in Fig. 19. The two results match closely.

Fig. 20 shows the dimming performance of the converter with the single-level and multilevel $L C$ output stages. With duty-cycle control of the PWM dimming signal, the converter's output power can be dimmed from $100 \%$ to as low as $3 \%$.

TABLE II
Comparison to State-of-The-Art LED Driver Designs

|  | ISSCC_12 [14] | ISSCC_11 [15] | JSSC_16 [17] | JSSC_18 [16] | ISSCC_11 [2] | JSSC_12 [3] | This Work |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Converter Topology | Buck-Boost (DCDC) | Buck-Boost (DCDC) | Synchronous Inverted Buck (DC-DC) | Quasi-Resonant Inverted Buck (AC-DC) | Buck-Boost (AC-DC) | Flyback (AC-DC) | Hybrid_Switched-CapacitorResonant (DC-DC) |
| Technology | $0.18 \mu \mathrm{~m}$ CMOS | $0.5 \mu \mathrm{~m}$ CMOS | $0.5 \mu \mathrm{~m} 120 \mathrm{~V}$ CMOS | Off-chip 600V GaN FETs \& $0.35 \mu \mathrm{~m} 120 \mathrm{~V}$ CMOS | $0.5 \mu \mathrm{~m} 500 \mathrm{~V}$ BCDMOS | $\begin{aligned} & 0.35 \text { um BCDMOS } \\ + & 800 \mathrm{~V} \text { off-chip MOSFET } \end{aligned}$ | $2.5 \mu \mathrm{~m}$ 100V BCDMOS |
| Input Voltage Range (V) | 2.7-5.5 | 3-5.5 | 5-115 | 100-120 V ${ }_{\text {AC }}$ | $\begin{gathered} 50-320 \mathrm{~V}_{\mathrm{AC}} \\ \text { or } 450 \mathrm{~V}_{\mathrm{DC}} \end{gathered}$ | 180-260 V $\mathrm{AC}^{\text {c }}$ | $\begin{gathered} 80-90,160-180 \\ 240-270,320-360 \end{gathered}$ |
| Output Current (A) | 0.1-2 | 0.6-1.2 | $\pm 6.2 \%$ of 0.35 | $\sim 0.5$ | $\sim 0.2$ | $\sim 0.36$ | 0.485 |
| Output Power (W) | 0.5-10 | ~ 2.2-4.3 | <25 | 20-25 | 2.5-7 | 6-12 | 1.1-22 |
| Efficiency vs Vin Range | 80\%-91\% | $\begin{gathered} 78 \%-90.7 \% \\ 60 \%-86 \% \end{gathered}$ | 77\% to 94.4\% | Peak 91.4\% at $100 \mathrm{~V}_{\mathrm{AC}}$ | peak $86 \%$ at $110 \mathrm{~V}_{\mathrm{AC}}$, peak $89 \%$ at $22 \mathrm{~J} \mathrm{~V}_{\mathrm{AC}}$ | Peak $85.2 \%$ at $220 V_{\text {AC }}$ | $\begin{gathered} 91 \%-92.2 \%(160 \mathrm{~V}-180 \mathrm{~V}) \\ 89.6 \%-91.2 \%(320 \mathrm{~V}-360 \mathrm{~V}) \end{gathered}$ |
| $\begin{array}{\|l} \hline \text { Switching Frequency } \\ (\mathrm{MHz}) \end{array}$ | 2.5 | 1-2 | $<2.2$ | 1.7-5.7 | 0.086 | 2 | 0.3-0.4 |
| Isolation | No | No | No | No | No | Yes | Yes |
| PFC Included | No | No | No | Yes | Yes | Yes | No |
| Magnetic Component for Peak Efficiency (uH) | 1 | 2.2 | 39 | 6.6 | 5500 | 2143 | 20 |
| Dimming Method | Amplitude | Amplitude | PWM | No | No | Firing angle controlled TRIAC dimming | PWM |
| Dimming Range (\%) | 5\%-100\% | 50\% - 100\% | 10\%-100\% | N/A | N/A | 20\% - 100 \% | 7.4\% - 100\% |
| Active Area ( $\mathrm{mm}^{2}$ ) | 4.125 | 5 | 9.4 | 3.3 | 3.132 | 0.76 | 14.1 |



Fig. 20. Measured efficiency versus dimmed output power of the proposed LED driver with the single-level and multilevel output $L C$ stages connected. The input voltage is $170 \mathrm{~V}_{\mathrm{dc}}$.

When the dimming ratio is higher than $10 \%$, the power efficiency is kept above $70 \%$ with the single-level $L C$ stage; $2 \%-3 \%$ improvement in efficiency can be observed with the multilevel $L C$ stage.

## C. Four-Chip-Stacking DC-DC Converter

As discussed in Section I, the proposed dc-dc converter IC can be stacked to interface with a range of input voltage levels. A four-chip-stacking converter with the multilevel $L C$ output network has been implemented and measured for applications with around $240 \mathrm{~V}_{\mathrm{ac}}$ (rectified $339 \mathrm{~V}_{\mathrm{dc}}$ ) input voltage. Fig. 21 shows the efficiency and current regulation performance of the converter with an input voltage range from 320 to $360 \mathrm{~V}_{\mathrm{dc}}$. The conversion efficiency stays above $89.6 \%$ when the current


Fig. 21. Measured switching frequency, output current, and efficiency versus input voltage variation of the proposed LED driver with the rectified 240- $\mathrm{V}_{\text {ac }}$ $\left(340-V_{\mathrm{dc}}\right)$ input.
is regulated to be constant at 485 mA by tuning the switching frequency from 306 to 391 kHz . The output power can be dimmed to $27.3 \%$ with $>75 \%$ efficiency, as shown in Fig. 22. Based on (11), the transistor width, nW, has an optimized value for maximum efficiency. However, as we change the conversion ratio $n$ of the SC ladder by stacking a different number of chips, the switch transistor width $W$ cannot be modified after fabrication. Since the circuit is optimized for the two-chip-stacking converter operation by design, the efficiency of the four-chip-stacking LED driver is slightly lower.


Fig. 22. Measured output power and efficiency versus dimming duty cycle of the proposed LED driver with the rectified $240-\mathrm{V}_{\mathrm{ac}}\left(340-\mathrm{V}_{\mathrm{dc}}\right)$ input.

## D. Performance Comparison

A comparison of this paper with six other state-of-theart LED drivers is given in Table II. The performance of this paper is based on the prototypes with multilevel $L C$ output networks. Table II shows that the proposed LED driver achieves higher efficiency compared with the designs in [2], [3], and [14]-[16], much wider input voltage range than the designs in [14]-[16], and can achieve much higher input voltage level than [17]. This paper provides a wide output power and dimming ranges as well. Compared with the higher voltage designs in [2], [3], and [17], the proposed design has a smaller magnetic component size while providing a certain degree of isolation protection. With silicon technologies that allow higher frequency operation, the size of the isolation capacitance in the resonant stage can be further reduced, resulting in larger common-mode impedance for galvanic isolation. Furthermore, the proposed IC can be conveniently stacked for various input voltage levels or connected in parallel for heavier output load.

## V. Conclusion

This paper presents a stackable SC dc-dc converter IC for an HSCR LED driver. The topology combines the advantages of the SC converter and the series-resonant converter, achieving an optimized use of reactive elements and switches. By developing a chip-stackable integrated SC module and a multilevel $L C$-resonant output network, the converter can be reconfigured and extended to handle a wide range of input voltage levels with relatively constant efficiency while requiring only an IC process that is rated for a half or a quarter of the input voltage. The HSCR converter also offers nearly lossless regulation and dimming functionality with small reactive components. The $L C$ stage further has the potential to serve as a galvanic isolation barrier for safety concerns. The converter prototype achieves $>91 \%$ efficiency while delivering up to 22 W to an LED string for inputs from 160 to $180 \mathrm{~V}_{\mathrm{dc}}$ and $>89 \%$ efficiency for inputs from 320 to $360 \mathrm{~V}_{\mathrm{dc}}$. This sets it apart as one of the highest power SC converters with an IC power train compared with the current state of the art.

## Acknowledgment

The authors would like to thank Texas Instruments for chip fabrication and members of Kilby Labs, Silicon Valley, particularly A. Djabbari, G. Lisi, R. Subramoniam, G. Wells, J. Wu, Z. Zhang, J. Socci, and L. Perona, for insightful discussions.

## REFERENCES

[1] S. Cha et al., "AC/DC converter free LED driver for lightings," in Proc. IEEE Int. Conf. Consum. Electron. (ICCE), Jan. 2012, pp. 706-708.
[2] J. T. Hwang, K. Cho, D. Kim, M. Jung, G. Cho, and S. Yang, "A simple LED lamp driver IC with intelligent power-factor correction," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2011, pp. 236-238.
[3] J. T. Hwang, M. S. Jung, D. H. Kim, J. H. Lee, M. H. Jung, and J. H. Shin, "Off-the-line primary side regulation LED lamp driver with single-stage PFC and TRIAC dimming using LED forward voltage and duty variation tracking control," IEEE J. Solid-State Circuits, vol. 47, no. 12, pp. 3081-3094, Dec. 2012.
[4] T. Lee. (2015). Teardown: 60-W-Equivalent LED Bulbs. [Online]. Available: http://www.powerelectronictips.com/teardown-60-w-equivalent-led-bulbs/
[5] D. Wolaver, "Fundamental study of DC to DC conversion systems," Ph.D. dissertation, Dept. Elect. Eng., MIT, Cambridge, MA, USA, 1969.
[6] M. Seeman, V. Ng, H.-P. Le, M. John, E. Alon, and S. Sanders, "A comparative analysis of switched-capacitor and inductor-based DC-DC conversion technologies," in Proc. IEEE Workshop Control Modeling Power Electron., Jun. 2010, pp. 1-7.
[7] S. Sanders, E. Alon, H.-P. Le, M. Seeman, M. John, and V. Ng, "The road to fully integrated DC-DC conversion via the switchedcapacitor approach," IEEE Trans. Power Electron., vol. 28, no. 9, pp. 4146-4155, Sep. 2013.
[8] M. Kline, I. Izyumin, B. Boser, and S. Sanders, "A transformerless galvanically isolated switched capacitor LED driver," in Proc. 27th Annu. IEEE Appl. Power Electron. Conf. Expo. (APEC), Feb. 2012, pp. 2357-2360.
[9] C. Le, M. Kline, D. L. Gerber, S. R. Sanders, and P. R. Kinget, "A stackable switched-capacitor DC/DC converter ic for led drivers with 90\% efficiency," in Proc. IEEE Custom Integr. Circuits Conf. (CICC), Sep. 2013, pp. 1-4.
[10] D. L. Gerber, M. Kline, S. R. Sanders, C. Le, and P. R. Kinget, "An integrated multilevel converter with sigma delta control for led lighting," in Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC), Mar. 2017, pp. 2398-2403.
[11] M. D. Seeman and S. R. Sanders, "Analysis and optimization of switched-capacitor DC-DC converters," IEEE Trans. Power Electron., vol. 23, no. 2, pp. 841-851, Mar. 2008.
[12] M. S. Makowski and D. Maksimovic, "Performance limits of switchedcapacitor DC-DC converters," in Proc. 26th Annu. IEEE/PESC, vol. 2. Atlanta, GA, USA, Jun. 1995, pp. 1215-1221.
[13] B. Arntzen and D. Maksimovic, "Switched-capacitor DC/DC converter with resonant gate drive," in Proc. Rec. 27th Annu. IEEE Power Electron. Specialists Conf. (PESC), vol. 1, Jun. 1996, pp. 414-420.
[14] P. Malcovati, M. Belloni, F. Gozzini, C. Bazzani, and A. Baschirotto, "A $0.18 \mu \mathrm{~m}$ CMOS $91 \%$-efficiency $0.1-$ to-2 A scalable buck-boost DC-DC converter for LED drivers," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2012, pp. 280-282.
[15] S. Rao et al., "A 1.2 A buck-boost LED driver with $13 \%$ efficiency, improvement using error-averaged SenseFET-based current sensing," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2011, pp. 238-240.
[16] L. Li, Y. Gao, H. Jiang, P. K. T. Mok, and K. M. Lau, "An auto-zero-voltage-switching quasi-resonant LED driver with GaN FETs and fully integrated LED shunt protectors," IEEE J. Solid-State Circuits, vol. 53, no. 3, pp. 913-923, Mar. 2018.
[17] Z. Liu and H. Lee, "A wide-input-range efficiency-enhanced synchronous integrated led driver with adaptive resonant timing control," IEEE J. Solid-State Circuits, vol. 51, no. 8, pp. 1810-1825, Aug. 2016.


[^0]:    Manuscript received December 31, 2017; revised March 31, 2018 and May 30, 2018; accepted July 3, 2018. Date of publication July 25, 2018; date of current version October 30, 2018. This work was supported by the Advanced Research Project Agency for Energy under Grant ADEPT DE-AR0000114. Recommended for publication by Associate Editor J. Marcos Alonso. (Corresponding author: Chengrui Le.)
    C. Le and P. R. Kinget are with the Department of Electrical Engineering, Columbia University, New York, NY 10027 USA (e-mail: cl2828@columbia.edu).
    D. L. Gerber, M. Kline, and S. R. Sanders are with the Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA 94720-5800 USA.
    Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.
    Digital Object Identifier 10.1109/JESTPE.2018.2859408

