UC Riverside UC Riverside Electronic Theses and Dissertations

Title

Optimization of Thermal Performance of the Three-Dimensional Integrated Circuits (3D ICs) Utilizing the Rectangular-Shaped and Disk-Shaped Heat Pipes and Integrated Chip-Size Double-Layer and Multi-Layer Microchannels

Permalink

https://escholarship.org/uc/item/8wb9k16k

Author

Lu, Sainan

Publication Date

2022

Peer reviewed|Thesis/dissertation

UNIVERSITY OF CALIFORNIA RIVERSIDE

Optimization of Thermal Performance of the Three-Dimensional Integrated Circuits (3D ICs) Utilizing the Rectangular-Shaped and Disk-Shaped Heat Pipes and Integrated Chip-Size Double-Layer and Multi-Layer Microchannels

A Dissertation submitted in partial satisfaction of the requirements for the degree of

Doctor of Philosophy

in

Mechanical Engineering

by

Sainan Lu

September 2022

Dissertation Committee: Dr. Kambiz Vafai, Chairperson Dr. Cengiz Ozkan Dr. Guanshui Xu

Copyright by Sainan Lu 2022 The Dissertation of Sainan Lu is approved:

Committee Chairperson

University of California, Riverside

Acknowledgments

I could not have undertaken this journey without my advisor, Dr. Kambiz Vafai's immense support, guidance, care and wisdom. You have set an example of excellence as a researcher, mentor, instructor and role model to me not only in my academic advancement but also in my personal human life. Words cannot express my gratitude to you.

I am also so grateful to my committee members, Dr. Xu and Dr. Ozkan. Your feedback, your support and your availability mean a lot to me over these years.

I would like to express my deepest gratitude to my husband, Jeffrey Cheung. Your love, your care, your help and loving support are so cherishing and nourishing to me during my ups and downs. I am so privileged to have you in my life.

To my dearest son, Elijah Cheung. Thank you for being such a sweet boy to me. You have been encouraging me throughout this journey by your dearest presence!!

Special thanks to my parents-in-laws, Thomas and Joyce Cheung. Thank you for making so many delicious foods to us while we are so busy and thank you for being so available and sweet when we need your support and help. Dedication

To my dearest parents for all your love and care:

Feng Wang and Yanli Lu

ABSTRACT OF THE DISSERTATION

Optimization of Thermal Performance of the Three-Dimensional Integrated Circuits (3D ICs) Utilizing the Rectangular-Shaped and Disk-Shaped Heat Pipes and Integrated Chip-Size Double-Layer and Multi-Layer Microchannels

by

Sainan Lu

Doctor of Philosophy, Graduate Program in Mechanical Engineering University of California, Riverside, September 2022 Dr. Kambiz Vafai, Chairperson

Moore's law has been applicable for many of the electronics advancements. The issue of coming up against proper thermal management prevents these features from being produced much smaller. Hence, the industry has moved from a two-dimensional approach to a three-dimensional setup to utilize the volume more efficiently. A three-dimensional integrated circuit (3D IC) is a metal-oxide semiconductor-integrated circuit manufactured by stacking silicon wafers or dies and interconnecting them vertically using through-silicon vias (TSVs), such that they behave as a single integrated device to achieve higher performance, lower power consumption, higher functional density, lower transistor packaging density, and a smaller form factor than conventional two-dimensional integrated circuits. Due to drastically increased integration density of 3D ICs, the tasks of removing a large amount of dispersed heat from a constrained space is beyond the capability of conventional cooling techniques.

Rectangular-shaped and disk-shaped heat pipes (RSHPs and DSHPs) and integrated chip-size double-layer and multi-layer microchannels (DLMCs and MLMCs), as innovative heat sinks, are investigated to optimize the thermal performance of 3D ICs in this work. The results show that both RSHPs and DSHPs contribute to improve the overall thermal performance and reduce the hotspot temperature by 7K and 11K on average, respectively. Furthermore, utilizing the RSHP or DSHP as the heat spreader in place of the solid copper heat spreader further optimizes the thermal performance with the reduction of the junction temperatures 14K and 16K on average, respectively. The chipsize integrated DLMC without a heat spreader and a heat sink reduced the hotspot temperature by almost 15 K for a nominal 3D IC structure. Meanwhile, the weight of the chip-size integrated DLMC is 1288 times lighter and the size is significantly smaller than the copper heat sinks. In addition, two chip-size integrated DLMC lowered the hotspot temperature by another 6.77 K compared with utilizing just one integrated DLMC on top of the chip structure. The results also show that the MLMC have a great effect on reducing the hotspot temperature. The proposed structures and results presented in this study pave the way for major innovations in resolving the thermal issues for the 3D ICs.

Table of Contents

Chapter 1	1
1.1 The significance of the transistor	
1.2 The history of transistors	2
1.3 Moore's law	5
1.4 Three-dimensional integrated circuits (3D ICs)	
1.5 Thermal Management	
1.6 Dissertation Outlines	
References	
Chapter 2	
2.1 Abstract	
2.2 Introduction	
2.3 Modeling and Analysis 2.3.1 3D IC model and analysis 2.3.2 Flat-shaped heat pipe model and analysis	23 23
2.4 Modeling Validation	
2.5 Results and Discussions	
2.6 Summary and Conclusions	
References	
Chapter 3	
- 3.1 Abstract	
3.2 Introduction	
3.3 Modeling and Analysis	
3.4 Model Validation	
2.5 Results and Discussions	
3.6 Summary and Conclusions	
References	
Chapter 4	
 4.1 The effect of a heat sink on the 3D IC structures 	

4.2 Additional investigations on the RSHPs and DSHPs as the heat spreader	
4.3 Additional work on the integrated chip-size DLMCs and MLMCs	
Chapter 5	88
5.1 Conclusions	
5.2 Future Work	90

List of Figures

Figure 1.1 Assorted discrete transistors. Packages in order from top to bottom: TO-3, TO-126, TO-92, SOT-23.– This image is in the public domain in the US and is taken by Misterrf
Figure 1.2 The vacuum tubes for the first generation of computers. This image is in the public domain in the US and 6AK5 vacuum tubes.JPG is captured with Nikon D70 by Tvezymer
Figure 1.3 Programmers operate ENIAC's main control panel at the Moor School of Electrical Engineering. This picture is in the public domain in the US and taken by United States Army
Figure 1.4 8-inch silicon wafer with multiple intel Pentium chips on it. This picture is in the public domain in the US and is taken by Naotake Murayama
Figure 1.5 Moore's Law transistor count 1970-2020. This graph is in the public domain and created by Max Roser, Hannah Ritchie and licensed under Creative Commons Attribution 4.0 International
Figure 1.6 BRL61-IBM 305 RAMAC in 1956. This picture is in the public domain in the US because it is a work prepared by an officer or employee of the United States Government as part of that person's official duties
Figure 1.7 DARPA Strategic Plan (2005) Schematic of 3-D circuit employing advanced functionality in each layer and reducing the length of critical signal paths. This image is in the public domain in the US and is a work of Defense Advanced Research Projects Agency (DARPA), an agency of the United States Department of Defense, employee, taken or made as part of that person's official duties
Figure 1.8 Heat Sink with heat pipes. This picture is in the public domain in the US and taken by Hustvedt under the license of Creative Commons Attribution-Share Alike 3.0
Figure 1.9 Microchannel Architecture. This picture is in the public domain and is taken by K. Reichert under the license of Creative Commons Attribution-Share Alike 3.0
Figure 1.10 The schematic of a double-layer microchannel
Chapter 2
Figure 2.2.1 The Schematic of a nominal 3D IC structure

Figure 2.2.2 The cross-sectional view of a rectangular-shaped or disk-shaped heat pipe	27
Figure 2.2.3 Grid independence study for the investigated geometries	32

Figure 2	.2.4 Comparison	of the Temp	erature distrib	ution for the	nominal bencl	hmark 3D IC	with Tavakk	oli
et a	al. [4,5] (a) along	g the x directi	on for each de	evice layer (b)along the y d	irection for ea	ch device lay	/er
(c)	along the z dire	ction at the ve	ertical center l	ine of each c	ore and the ce	nter line of ch	ip3	34

Figure 2.2.5 Comparison of the Effects of different TSV arrangements on the temperature distribution of the 3D IC structure with Tavakkoli et al. [4,5] (a) along the x direction in the device layer 1 (b) along the y direction in the device layer 1 (c) along the z direction at vertical center line of the core processor 3
Figure 2.2.6 Comparison of the hotspot temperature with the experimental results
Figure 2.2.7 Comparison of the vapor and liquid pressure distributions along the heat pipe
Figure 2.2.8 Comparison of the vapor temperature profiles for different injection Reynolds numbers
Figure 2.2.9 Device layer 1 temperature distribution for different lengths of the heat sinks (a) Copper heat sink (b) rectangular-shaped heat pipe (c) disk-shaped heat pipe
Figure 2.2.10 Effect of the lengths of the heat sink and flat-shaped heat pipes on the hotspot temperature for a nominal 3D IC structure
Figure 2.2.11 Effect of the flat-shaped heat pipe on the hotspot temperature of a typical 3D IC for different heat dissipation powers
Figure 2.2.12 The effect of different configurations of the rectangular-shaped heat pipe on the hotspot temperature of a typical 3D IC configuration
Figure 2.2.13 Thermal resistance of different heat sinks implemented in the 3D IC
Figure 2.2.14 Effect of a flat-shaped heat pipe as the heat spreader on the hotspot temperature of a 3D IC45

Figure 3.3.1 The schematic of the nominal 3D IC structure
Figure 3.3.2 The schematic of 3D IC structure with heat pipe as the heat sink or heat spreader
Figure 3.3.3 (a) Schematic of the chip-size integrated DLMC structure; (b) the magnified view of one set of channels
Figure 3.3.4 The schematic of chip-size integrated DLMC on top of the 3D IC structure
Figure 3.3.5 The schematic of chip-size integrated DLMC on top of the 3D IC structure with heat sink above

Figure 3.3.6 The schematic of two chip-size integrated DLMC on top and at the bottom of the 3D IC structure

Figure 3.3.7 The schematic of two chip-size integrated DLMC on top and at the bottom of the 3D IC structure with heat sink above
Figure 3.3.8 The schematic of chip-size integrated three-layer microchannel on top of the 3D IC structure 66
Figure 3.3.9 The schematic of chip-size integrated MLMC on top of the 3D IC structure
Figure 3.3.10 Grid independence study for the investigated structures
Figure 3.3.11 The temperature distribution of the bottom surface of a DLMC with both counter-flow and parallel-flow layout – comparison with Xie et al. [21]
Figure 3.3.12 The effect of two integrated DLMC on the hotspot temperature of the 3D IC
Figure 3.3.13 The effect of the nanofluids within the integrated DLMC on the hotspot temperature

Figure 4.1 The effect of a heat sink on the thermal performance of a 3D IC structure	0
Figure 4.2 The effect of the enlarged RSHP and DSHP heat spreader on the hotspot temperature of a 3D IC]s
Figure 4.3 The effect of the combination of DSHP heat spreader or RSHP heat spreader with RSHP heat sin or DSHP heat sink, respectively. (Left: RSHP heat sink; Right: DSHP heat sink)	1k 12
Figure 4.4 The hotspot temperature of the 3D IC with copper heat sink (h = 4mm) and the flat-shaped heat pipe	at 3
Figure 4.5 The hotspot temperature of the 3D IC with copper heat sink (h = 4mm) and RSHP	4
Figure 4.6 The 3D schematic of the nominal 3D IC structure	:5
Figure 4.7 The 3D schematic of the integrated DLMC on a 3D IC structure	:5
Figure 4.8 The 3D schematic of the integrated DLMC and a heat sink on top of a 3D IC structure	6
Figure 4.9 The 3D schematic of the integrated three-layer microchannel on a 3D IC structure	6
Figure 4.10 The 3D schematic of the integrated MLMC on a 3D IC structure	;7
Figure 4.11 The 3D schematic of two integrated DLMCs on a 3D IC structure	37

List of Tables

Chapter 2

Table 2.1 Nominal	Value for various	parameters within the 3D IC structure	
-------------------	-------------------	---------------------------------------	--

Table 3.1 Nominal values for various parameters within the 3D IC structure [9]	. 58
Table 3.2 Nominal Values within DLMC structure test	59
Table 3.3 Al2O3 nanofluid properties	. 63
Table 3.4 Comparison of the Thermal Performance among different heat sinks	69
Table 3.5 The Combination of heat sinks with Integrated DLMC	. 70
Table 3.6 Multilayer micorchannel hotspot temperatures	72

Chapter 1

Introduction and Background

1.1 The significance of the transistor

The most important advancement humankind has ever made is the transistor (Figure 1.1). A transistor is a miniature semiconductor that regulates or controls current or voltage flow in addition amplifying and generating these electrical signals and acting as a switch or gate for them [1]. Humankind is living in a time of incredible growth and the age of information, the one that has already started to transform the way of living. The human race is more intertwined than ever before by being connected to the internet. It is the invention of the transistor that led to the amazing life style and advancement, and this single invention gave rise to the smartphone equipped generation. The transistor is information itself. The series of ones and zeros beaming across the planet to be interpreted by the processors in the computers. Without the transistors, people wouldn't have access to the wealth of information on the internet, to do the research projects, to use the animation software, to accomplish all the simulations works in all the industry companies, to millions of works that humankind needs to develop and to grow. The transistor is the foundation for all the modern computers.



Figure 1.1 Assorted discrete transistors. Packages in order from top to bottom: TO-3, TO-126, TO-92, SOT-23.– This image is in the public domain in the US and is taken by Misterrf

1.2 The history of transistors

Before the transistor existed, the vacuum tubes [1-2] are used, see Figure 1.2, which is a device that controls electric current flow in a high vacuum between electrodes to which an electric potential difference has been applied. The triode vacuum tube consisted of three parts, the cathode, grid, and anode. A current is passed through the cathode and begins to heat up, causing it to release electrons, as the gases have been removed from the tube, the electrons have very little resistance to their movement and they are attracted to the positively charged anode. This completes the circuit and a current flow. The flow of electrons can be manipulated in many useful ways with the grid. For instance, it can be used as a switch. If a light bulb is placed as an appliance, it will only light up when there is a positive voltage across the grid. If a negative voltage is applied, the negative voltage will repel electrons passing through. This is the foundation for binary coding, which is the ones and zeros that gave birth to the age of information. For the light bulb example, 1 is the positive voltage and 0 is negative voltage. Hence, 1 turns the light on, and 0 turns it off.



Figure 1.2 The vacuum tubes for the first generation of computers. This image is in the public domain in the US and 6AK5 vacuum tubes.JPG is captured with Nikon D70 by Tvezymer

The world's first general purpose electronic computer in 1945, the ENIAC [3,4], see Figure 1.3, used 18,000 vacuum tubes to perform calculations. ENIAC calculated a trajectory in 30 seconds that took a human 20 hours, one ENIAC could replace 2400 humans [5]. However, the ENIAC weighed 30 tons and took up an entire room [6, 7]. It was incredibly power hungry, as the vacuum tubes cathodes needed to be heated to work, which also meant that the vacuum tubes burnt out regularly and needed to be replaced. All this is to perform a function that a phone basically does with a simple game, like Angry

Birds. On top of that, it's computing power could be contained on a silicon chip no larger than a grain of sand.



Figure 1.3 Programmers operate ENIAC's main control panel at the Moor School of Electrical Engineering. This picture is in the public domain in the US and taken by United States Army

The first working device built was a point-contact transistor invented in 1947. The most widely used type of transistor is the metal-oxide-semiconductor field-effect transistor (MOSFET), which was invented at Bell Labs in 1959 [8-10]. Transistors revolutionized the development of electronics and paved the way for smaller radios, calculators and computers. Most of the transistors are made of silicon. Silicon is a semiconductor, which means the conducting properties can be tailored by introducing impurities to the crystal structure. As illustrated in Figure 1.4, the transistors in a CPU are microscopic and are

manufactured with high precision with machines on thin wafers of silicon crystal that are sliced off silicon ingots.



Figure 1.4 8-inch silicon wafer with multiple intel Pentium chips on it. This picture is in the public domain in the US and is taken by Naotake Murayama.

1.3 Moore's law

Moore's law is the observation that the number of transistors in a dense integrated circuit doubles about every two years (Figure 1.5). Moore's law has been used in the semiconductor industry to guide planning and to set targets for research and development.

The first commercial computer (Figure 1.6) that used a moving head hard disk drive for secondary storage, IBM 305 RAMAC, was used at the U.S. Navy in 1956 and it weighed over a ton. The IBM hard disk drive in 1956, which needed to be lifted by a forklift into a plane, could only hold 3.75 MB with a leasing price \$3200 per month. However, the minimum standard storage for an iPhone today is 64 GB and weighs around 200 grams. The largest commercially available hard disk drive can store 15 TB and the solid-state drive can offer 100 TB and weighs around 400 to 500 grams. The electronics are increasingly smaller but with higher performance, higher functional density, lower power consumption and much affordable price. The incredible advancement at an exponential rate in electronics is guided by the Moore's law. Moore's Law states that the number of transistors doubles every two years. The only way to fit more transistors into one microchip while maintain the small size is to make the transistors smaller. The shrinking of the transistors reduced the size of processors significantly. One of the first semiconductor processors, Intel's 4004 in 1971 was 10 micrometers, MIPS R14000 from SGI was 130 nanometers in 2001, Intel "Cannon Lake" was 10 nanometers in 2018 and M1 Max from Apple was 5 nanometers in 2021. While Moore's Law has been contributing to the advancement of the device scaling and providing high-functionality and high-performance electronics, the physical limitations and the increased power dissipation which results in high operating temperature might bring Moore's law to an end. Hence, apart from the quantum tunneling problem and transistor size approaching to the atom size, the most problematic of all is the thermal management issue caused by the small sized transistors.



Moore's Law: The number of transistors on microchips doubles every two years Our World Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.

Data source: Wikipedia (wikipedia.org/wiki/Transistor_count) Year in which the microchip OurWorldinData.org – Research and data to make progress against the world's largest problems. Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.

Figure 1.5 Moore's Law transistor count 1970-2020. This graph is in the public domain and created by Max Roser, Hannah Ritchie and licensed under Creative Commons Attribution 4.0 International.



Figure 1.6 BRL61-IBM 305 RAMAC in 1956. This picture is in the public domain in the US because it is a work prepared by an officer or employee of the United States Government as part of that person's official duties.

1.4 Three-dimensional integrated circuits (3D ICs)

The issue of coming up against proper thermal management prevents these features from being produced much smaller. Hence, the industry has moved from a twodimensional approach to a three-dimensional setup to utilize the volume more efficiently. A 3D IC (Figure 1.7) is a metal-oxide semiconductor-integrated circuit manufactured by stacking silicon wafers to dies and interconnecting them vertically using through-silicon vias (TSVs), such that they behave as a single integrated device to achieve higher performance, lower transistor packaging density, and a smaller from factor than conventional two-dimensional integrated circuits.



Figure 1.7 DARPA Strategic Plan (2005) Schematic of 3-D circuit employing advanced functionality in each layer and reducing the length of critical signal paths. This image is in the public domain in the US and is a work of Defense Advanced Research Projects Agency (DARPA), an agency of the United States Department of Defense, employee, taken or made as part of that person's official duties.

Despite all these benefits, heat built up within the stacks must be removed. 3D ICs pack an extraordinary amount of complexity into an extremely small space, which creates a substantial amount of heat, resulting in damage to the device's reliability. Thermal hotspots in 3D ICs can exacerbate failure mechanisms such as junction leakage and electromigration, resulting in degradation of the device's performance. It is increasingly important to have effective and efficient thermal management in order to optimize the design characteristics of 3D ICs.

1.5 Thermal Management

The thermal management is required to improve reliability and prevent the failure mechanisms in all electronic devices and integrated circuits. The high-power input in the modern graphic cards and CPUs produced the equal amount of heat output. The innovative and efficient cooling techniques are critical in order to maintain the optimal functionality and performance of the electronics. Discussions regarding various cooling techniques have dominated research and industry in recent years, including heat sinks, thermoelectric coolers, fin-stacks, forced air systems and fans, heat pipes, vapor chambers, single-layer microchannels, double-layer microchannels, thermal interface materials, boiling cooling techniques and others.

The heat pipe (Figure 1.8) is a vacuum sealed metal tube that contains a working fluid that changes from liquid to vapor when heat is applied at one end of the tube. The heated vapor moves quickly to the other end of the tube where it condenses then travels through the wick material (sintered copper) back to the end of the heat source. This design allows heat pipe to transfer heat much more efficiently than a solid piece of metal with benefits of much lighter weight and performing well in any orientation. It has been well established in many applications, such as spacecraft thermal control, electronic systems cooling and many commercial thermal devices. However, the traditional heat pipes have some limitations, for instance, they only transfer heat in one direction and the round shape makes it physically difficult to get close to a very small heat source. Vafai et.al [11-15] investigated flat-shape heat pipes that can overcome the limitations of the traditional heat pipes. The flat-shape heat pipes with secondary feeding mechanism, substantially better geometric adoptability for complex applications and ability to fully handle asymmetrical heat load, will offer the solution for the high heat generation of 3D ICs and have farreaching impact on the thermal management of 3D ICs.



Figure 1.8 Heat Sink with heat pipes. This picture is in the public domain in the US and taken by Hustvedt under the license of Creative Commons Attribution-Share Alike 3.0

Microchannels were first introduced by Tuckerman and Pease [16]. Microchannel heat sinks (Figure 1.9) maximize the surface area, minimize the thermal resistance, thus increase the heat transfer from the component into the surroundings while offering a compact cooling system. The majority of the microchannels studies in the literature are based on the single-layer microchannels (SLMCs). The disadvantage of the SLMCs is the relatively high streamwise temperature rise which can have an adverse influence on the equipment. The high streamwise temperature rise is caused by heat released by the

equipment and carried out by a relatively small amount of coolant, which results a high streamwise temperature. Hence the undesired high temperature rise causes larger thermal stress, for example, in chips and electronic packages due to the coefficient of thermal expansion mismatch among different materials thus undermining device reliability. One way to reduce the undesired temperature rise in the single layered microchannels is to increase the pumping power, which can generate more noise and require bulk packaging. The other way is to use two-phase microchannels which can solve the large temperature variation problem by using the latent heat. But the structure of the device is complicated and require much more pressure drop for the gas-liquid mixture flowing into the small and compact device. However, the double-layered microchannels (DLMCs), first established by Vafai and Zhu [17-20], reduce the undesired temperature gradient in the streamwise direction. The design concept it based on a two-fold microchannel structures, one atop another. For the schematic diagram of the concept, see Figure 1.10. For such an arrangement, streamwise temperature rise for the coolant and the substrate in each layer are remunerated through conduction between the two layers. Since the temperature gradient is much smaller than the SLMCs, the required pressure drop can be substantially smaller than SLMCs, which can require a significantly smaller pumping power. With reduced thermal resistance and streamwise temperature rise and higher heat removal ability, DLMCs will significantly contribute to the heat removal of 3D ICs.



Figure 1.9 Microchannel Architecture. This picture is in the public domain and is taken by K. Reichert under the license of Creative Commons Attribution-Share Alike 3.0



Figure 1.10 The schematic of a double-layer microchannel.

1.6 Dissertation Outlines

Three-dimensional integrated circuit (3D IC) is a promising solution for modern technology as 2D integrated circuits and embedded system are not able to meet the increasing need for smaller, thinner but more powerful electronic systems. 3D ICs have the advantages of superior performance, higher bandwidth, shorter interconnect, higher package density, condensed footprint but reduced power consumption and accommodating homogeneous and heterogeneous packaging. However, the bottleneck of heat built up within 3D ICs is still a challenge in the industries.

This work addresses the thermal issues by utilizing the flat-shape heat pipes and double-layer microchannels. Heat sinks have a significant impact on the overall thermal performance of 3D ICs and the junction temperature. To optimize the performance of a heat sink will contribute to the thermal performance of the whole device. Chapter 2 focuses on the numerical analysis of the thermal performance of the innovative 3D IC structures by utilizing the rectangular-shaped heat pipes and disk-shaped heat pipes. The optimization and innovations of the thermal performance are discussed and studied in details. Chapter 3 is on the analysis of the integrated chip-size double-layer and multi-layer microchannels. The reductions compared with the nominal copper heat sinks are displayed. In addition, two integrated chip-size double-layer microchannels are investigated to optimize the thermal performance of the 3D IC. Finally, the effect of the nanofluids within the microchannels are discussed in this chapter. Chapter 4 is on the additional work in this

dissertation, which paved the way to have the accurate and meaningful results for chapter 2 and 3. Chapter 5 is on the summary and conclusions of the dissertation, and opportunities for future work.

REFERENCES

- [1] Britannica, Retrieved January 12, 2021, "Transistors".
- [2] Reich, Herbert J., 13 April 2013, "Principles of Electron Tubes," Literary Licensing, LLC.ISBN 978-1258664060. Archived (PDF) from the original on 2 April 2017.
- [3] Eckert Jr., John Presper and Mauchly, John W., "Electronic Numerical Integrator and Computer," United States Patent Office, US Patent 3,120,606, filed 1947-06-26, issued 1964-02-04; invalidated 1973-10-19 after court ruling in Honeywell v. Sperry Rand.
- [4] Weik, Martin H, "The ENIAC Story," Ordnance, Washington, DC: American Ordnance Association (January–February 1961). Archived from the on August 14, 2011. Retrieved March 29, 2015.
- [5] "ENIAC USA 1946," *The History of Computing Project*. History of Computing Foundation. March 13, 2013. Archived from the original on January 4, 2021.
- [6] "ENIAC," *The Free Dictionary*. Retrieved March 29, 2015.
- [7] Weik, Martin H. (December 1955). Ballistic Research Laboratories Report No. 971: A Survey of Domestic Electronic Digital Computing Systems. Aberdeen Proving Ground, MD: United States Department of Commerce Office of Technical Services. p. 41. Retrieved March 29, 2015.
- [8] "1960 Metal Oxide Semiconductor (MOS) Transistor Demonstrated," *The Silicon Engine*. Computer History Museum.
- [9] Lojek, Bo, 2007, "History of Semiconductor Engineering. Springer Science & Business Media. Pp. 321-3. ISBN 9783540342588.
- [10] "Who Invented the Transistor?" December 4, 2013, Retrieved July 20, 2019.
- [11] Vafai, K. and Wang, W., 1992, "Analysis of flow and heat transfer characteristics of an asymmetrical flat plate heat pipe," *International Journal of Heat and Mass transfer*, 35(9), pp.2087-2099, doi: 10.1016/0017-9310(92)90054-V.
- [12] Vafal, K., Zhu, N. and Wang, W., 1995, "Analysis of asymmetric disk-shaped and flat-plate heat pipes," ASME *J of Heat Transfer-Transactions of the ASME*, 117(1): 209–218, doi: 10.1115/1.2822305

- [13] Wang, Y. and Vafai, K., 2000, "An experimental investigation of the thermal performance of an asymmetrical flat plate heat pipe," *International Journal of Heat* and Mass transfer, 43(15), pp.2657-2668, doi: 10.1016/S0017-9310(99)00300-2.
- [14] Zhu, N. and Vafai, K., 1998, "Vapor and liquid flow in an asymmetrical flat plate heat pipe: a three-dimensional analytical and numerical investigation," *International Journal of Heat and Mass Transfer*, 41(1), pp.159-174, doi: 10.1016/S0017-9310(97)00075-6.
- [15] Vafai, K. and Zhu, N., 2014, "Closure to "Analysis of Asymmetric Disk-Shaped and Flat-Plate Heat Pipes," *ASME J of Heat Transfer-Transactions of the ASME*, 136(11): 116001, doi: 10.1115/1.4028430.
- [16] Tuckerman, D. B., & Pease, R. F. W., 1981, "High-performance heat sinking for VLSI," *IEEE Electron device letters*, 2(5), 126-129, doi: 10.1109/EDL.1981.25367.
- [17] Vafai, K., & Zhu, L., 1999, "Analysis of two-layered micro-channel heat sink concept in electronic cooling," *Int. J. Heat Mass Transfer*, 42(12), 2287-2297, https://doi.org/10.1016/S0017-9310(98)00017-9.
- [18] Vafai, Kambiz, and Lu Zhu, 1 Oct. 2002, "Two-layered micro channel heat sink, devices and systems incorporating same.," U.S. Patent No. 6,457,515.
- [19] Vafai, Kambiz, and Lu Zhu, 13 Jan. 2004, "Multi-layered micro-channel heat sink, devices and systems incorporating same," U.S. Patent No. 6,675,875.
- [20] Lu, S., & Vafai, K., 2016, "A comparative analysis of innovative microchannel heat sinks for electronic cooling," *International Communications in Heat and Mass Transfer*, 76, 271-284, https://doi.org/10.1016/j.icheatmasstransfer.2016.04.024.

Chapter 2

Optimization of the Thermal Performance of Three-Dimensional Integrated Circuits (3D ICs) Utilizing Rectangular-shaped and Disk-shaped Heat Pipes

2.1 Abstract

Rectangular-shaped and disk-shaped heat pipes, as innovative heat sinks, are investigated to optimize the thermal performance of three-dimensional integrated circuits (3D ICs) in this work. Finite volume numerical analysis is employed to carry out the simulation of the thermal performance of 3D ICs. Both rectangular-shaped and disk-shaped heat pipes substantially improved the overall thermal performance and reduced the hotspot temperatures by 7 K and 11 K on average, respectively. Furthermore, utilizing the rectangular-shaped or the disk-shaped heat pipe as the heat spreader in place of a solid copper heat spreader further optimizes the thermal performance by reduction of the junction temperatures 14 K and 16 K on average, respectively. These reductions are achieved while the weight of the set-up is also significantly reduced. The results indicate that the innovative flat-shaped heat pipes significantly optimize the thermal performance of 3D ICs. The model and results presented in this work aim to pave the way to markedly alleviate the thermal issues of the 3D ICs.

2.2 Introduction

Moore's law has been applicable for many of the electronics advancements. The issue of coming up against proper thermal management prevents these features from being produced much smaller. Hence, the industry has moved from a two-dimensional approach to a three-dimensional set-up to utilize the volume more efficiently. A three-dimensional integrated circuit (3D IC) is a metal-oxide semiconductor integrated circuit manufactured by stacking silicon wafers or dies and interconnecting them vertically using through-silicon vias (TSVs), such that they behave as a single integrated device to achieve higher performance, lower power consumption, higher functional density, lower transistor packaging density, and a smaller formfactor than conventional two-dimensional integrated circuits.

Despite all these benefits, heat built up within the stacks must be removed. 3D ICs pack an extraordinary amount of complexity into an extremely small space, which creates a substantial amount of heat, resulting in damage to the device's reliability. Thermal hotspots in 3D ICs can exacerbate failure mechanisms such as junction leakage and electromigration, resulting in degradation of the device's performance. It is increasingly important to have effective and efficient thermal management in order to optimize the design characteristics of 3D ICs. Discussions regarding this topic have dominated research in recent years. Santos et al. [1] demonstrated that non-thinned stacked dies may act as heat spreaders to alleviate hotspot issues. It was also proposed in that study that graphite-based heat spreaders can be used as an alternative to compensate the poor heat dissipation

exhibited in 3D ICs. Zhang et al. [2] concluded that the embedded microfluidic cooling shows significant junction temperature reduction compared to air-cooling by evaluating the hotspot temperature of different architectures of 3D ICs experimentally. Chiang et al. [3] discussed the thermal performance with various integration schemes of 3D ICs and showed that the effects of vias are crucial in analyzing the thermal performance. Tavakkoli et al. [4, 5] performed a comprehensive thermal analysis of 3D high performance chips using numerical simulations. The effect of parametric changes in the geometrical configuration on the temperature distribution and hotspot temperature were extensively highlighted, such as size, number and spacing, TSV arrangements (nominal TSVs, uniform TSVs and core-concentrated TSVs). The investigation also sufficiently outlined the impact of the thermophysical properties of the chip and cooling fluid on the flow and heat transfer. Their results presented the key features to be used for establishing optimized design and setup of 3D ICs. And it was established that a core-concentrated TSV arrangement is the foremost emplacement of the optimized TSV arrangement in varied cases. Wang et al. [6] performed the heat transfer computational fluid dynamic analysis to study the effects of geometric and thermal properties of multilayer nominal 3D IC chips on the temperature hotspots with different distributions of processors (overlapped cores and staggered cores). They found that the larger the number of the chip layers, the higher the hotspot temperature is; but having a large Reynolds number can help decrease the hotspot temperature. And with core-concentrated thermal TSVs, the staggered cores have better thermal performance at a lower number of layers (2-8) while the overlapped core structure performed better at a higher number of layers (10-18). Xiao et al. [7] performed the FEA and 3D CFD analysis

under a natural convection environment on the thermal performance of 3D stacked ICs and proposed a fast and accurate approach to estimate equivalent thermal conductivity of interposer with various TSV parameters. They advocated that a smaller TSV diameter and SiO₂ thickness and a greater TSV pitch will increase the equivalent thermal conductivity in the x-y direction but a smaller TSV pitch and SiO2 thickness and a larger TSV diameter will raise the equivalent thermal conductivity in the z direction. It was also mentioned that the maximum junction temperature difference between each layer of stacked chips is negligible for the uniform heat source setting, while the thinner chip would result in noticeable hot spots. However, this conclusion is based on 3D ICs without heat sinks. With heat sinks, Tavakkoli et al. [4, 5] concluded that the device layer that is farthest from heat sink is exposed to a higher temperature compared to the device layer that is closer to the heat sinks. Jain et al. [8] developed analytical and finite-element models of heat transfer in stacked 3D ICs to investigate the impact of various geometric parameters and thermophysical properties on the thermal performance. This investigation established that package and heat sink thermal resistances play a more important role in determining the rise in temperature compared to inter-die bond thermal resistances.

Heat sinks are essentially heat dissipation devices for removing heat from a heat source, such as processors and GPUs, to keep the source at a proper operating temperature. Heat sinks are crucial in optimizing the thermal performance of 3D ICs. Heat pipes can be excellent heat sinks and have been contributing to the thermal management in existing integrated circuit technology. A heat pipe is a vacuum sealed metal tube that contains a working fluid that changes from liquid to vapor when heat is applied to one end of the tube. The heated vapor moves quickly to the other end of the tube where it condenses then travels through the wick material (sintered copper) back to the heat source section. This design allows heat pipes to transfer heat much more efficiently than a solid piece of metal with the added benefits of being much lighter weight and performing well in any orientation. It has been well established in many applications, such as spacecraft thermal controls, electronic systems cooling and many commercial thermal devices. However, the traditional heat pipes have some limitations; for instance, they only transfer heat in one direction and the round shape makes it physically difficult to get close to a very small heat source. Vafai et al. [9-13] had established and analyzed comprehensively flat-shaped heat pipes that can overcome the limitations of the traditional heat pipes. The flat-shaped heat pipes offer an effective solution for the high heat generation of 3D ICs and have far-reaching impact on the thermal management of 3D ICs with unrivaled advantages, such as a secondary feeding mechanism, substantially better geometric adoptability for complex applications and ability to fully handle the asymmetrical heat load.

In this research, the utilization of the flat-shaped heat pipes as heat sinks and heat spreaders on the thermal performance of 3D ICs with core-concentrated TSVs arrangement are thoroughly investigated. The significant effect of flat-shaped heat pipes on the reduction of junction temperature and the overall thermal performance of the 3D IC structure is established in this work.
2.3 Modeling and Analysis

2.3.1 3D IC model and analysis

The schematic of the nominal 3D IC structure is shown in Figure 1.1 as shown in Tavakkoli et al. [4, 5]. As can be seen, the 3D IC structure incorporates a substrate, a thermal interface material (TIM) layer with C4 bumps, three layers of dies, device layers and thermal interface materials with microbumps, a heat spreader and a flat-shaped heat pipe as the heat sink. Device layers, bonded between TIM with microbumps and die, comprises four processors which are the main heat. Table 1 displays the nominal values for different components of the 3D IC structure, including materials, length and width, and thickness.



Figure 2.2.1 The Schematic of a nominal 3D IC structure

The nominal heat dissipation (30W each layer) produced by the transistors in the processors, are conducted through the layers to the substrate downward and to the heat spreader, and subsequently dissipated to the heat sink upward and eventually to the ambient air through convective heat transfer.

Layer	Parameter	Nominal	Unit	References
		Value		
Heat sink	Material	Cu		
	Length & Width	50	mm	[4,5], [15-17]
	Thickness	4	mm	
Rectangular-shaped	Material	Cu		
heat pipe	Length & Width	50	mm	[4,5], [9-13]
	Thickness	29.4	mm	
Disk-shaped heat pipe	Material	Cu		
	Radius	28	mm	[4,5], [9-13]
	Thickness	29.4	mm	
Heat spreader	Material	Cu		
	Length & Width	30	mm	[4,5], [15], [16], [18]
	Thickness	2-3	mm	
Chip	Length & Width	10	mm	[4,5], [18], [19]
	Number of layers	3		
TIM layer with	TIM material	Thermal		
microbump		grease		
•	Thermal	5	W/m∙K	[4,5], [15], [16], [24]
	conductivity		·	
	Thickness	15	μm	
TIM layer with C4 bump	TIM material	Thermal		
		grease		
	Thermal	5	W/m∙K	[4,5], [15], [16], [24]
	conductivity		•	
	Thickness	100	μm	
Die	Material	Si		[4,5], [15], [16], [20]
	Thickness	100	μm	
Device layer	Material	Si	•	[4,5], [18], [20]
	Thickness	2	μm	
Core processor	Material	Si		
·	Total power within	90	W	
	the 3D IC			
	Cores per layer	4		[4,5], [15], [16], [18],
				[19], [21], [22], [23]
	Length & Width	2	mm	
	Thickness	2	μm	
Substrate	Material	Si		
	Length & Width	30	mm	[4,5], [23], [24]
	Thickness	1	mm	

Table 2.1 Nominal Value for various parameters within the 3D IC structure

Conductive heat transfer through the solid, and isotropic layers of the 3D IC are governed by:

$$\frac{\partial^2 \Theta_s^+}{\partial x^{+2}} + \frac{\partial^2 \Theta_s^+}{\partial y^{+2}} + \frac{\partial^2 \Theta_s^+}{\partial z^{+2}} + q_g^+ = 0$$
(2.1)

Where q_g^+ denotes the dimensionless volumetric heat generation in the central processing units and the nondimensionalized temperature and coordinates are set up as:

$$x^+ = \frac{x}{h}$$
, $y^+ = \frac{y}{h}$, $z^+ = \frac{z}{h}$, $\Theta^+ = \frac{T - T_e}{qh/k_f}$

The natural convective heat transfer is replayed at the bottom surface of the substrate, whereas the forced convection is administered at the top surface of the flat-shaped heat pipes. The convective boundary conditions are:

$$\frac{\partial \Theta_s^+}{\partial n} = -Bi \cdot \Theta_s^+ \tag{2.2}$$

Where n is the normal coordinate and Bi is the dimensionless Biot number.

The heat transfer and fluid flow are based on the Navier-stokes equations. The cooling fluid enters into the 3D IC package at ambient temperature with a specified Reynolds number and exits the package at atmospheric pressure with negligible streamwise temperature change. The dimensionless Navier-Stokes equations in Cartesian coordinates are:

Mass conservation:

$$\frac{\partial u^+}{\partial x^+} + \frac{\partial v^+}{\partial y^+} + \frac{\partial w^+}{\partial z^+} = 0$$
(2.3)

x-Momentum equation:

$$Re_h\left(u^+ \frac{\partial u^+}{\partial x^+} + v^+ \frac{\partial u^+}{\partial y^+} + w^+ \frac{\partial u^+}{\partial z^+}\right) = -\frac{\partial p^+}{\partial x^+} + \left(\frac{\partial^2 u^+}{\partial x^{+2}} + \frac{\partial^2 u^+}{\partial y^{+2}} + \frac{\partial^2 u^+}{\partial z^{+2}}\right)$$
(2.4)

y-Momentum equation:

$$Re_{h}\left(u^{+}\frac{\partial v^{+}}{\partial x^{+}}+v^{+}\frac{\partial v^{+}}{\partial y^{+}}+w^{+}\frac{\partial v^{+}}{\partial z^{+}}\right) = -\frac{\partial p^{+}}{\partial y^{+}}+\left(\frac{\partial^{2}v^{+}}{\partial x^{+2}}+\frac{\partial^{2}v^{+}}{\partial y^{+2}}+\frac{\partial^{2}v^{+}}{\partial z^{+2}}\right)$$
(2.5)

z-Momentum equation:

$$Re_h\left(u^+ \frac{\partial w^+}{\partial x^+} + v^+ \frac{\partial w^+}{\partial y^+} + w^+ \frac{\partial w^+}{\partial z^+}\right) = -\frac{\partial p^+}{\partial z^+} + \left(\frac{\partial^2 w^+}{\partial x^{+2}} + \frac{\partial^2 w^+}{\partial y^{+2}} + \frac{\partial^2 w^+}{\partial z^{+2}}\right)$$
(2.6)

Energy conservation for the fluid domain:

$$Pe_{h}\left(u^{+}\frac{\partial\theta_{f}^{+}}{\partial x^{+}}+v^{+}\frac{\partial\theta_{f}^{+}}{\partial y^{+}}+w^{+}\frac{\partial\theta_{f}^{+}}{\partial z^{+}}\right)=\frac{\partial^{2}\theta_{f}^{+}}{\partial x^{+2}}+\frac{\partial^{2}\theta_{f}^{+}}{\partial y^{+2}}+\frac{\partial^{2}\theta_{f}^{+}}{\partial z^{+2}}$$

$$(2.7)$$

The nondimensionalized terms in the above equations are:

$$u^{+} = \frac{u}{u_{m}}, \qquad v^{+} = \frac{v}{v_{m}}, \qquad w^{+} = \frac{w}{w_{m}}, \qquad p^{+} = \frac{ph}{\mu_{f}u_{m}},$$
$$Re_{h} = \frac{\rho_{f}u_{m}h}{\mu_{f}}, \qquad Pe_{h} = \frac{\rho_{f}c_{p,f}u_{m}h}{k_{f}}$$

2.3.2 Flat-shaped heat pipe model and analysis

The design and set up of a rectangular-shaped or disk-shaped heat pipe in previous works of Vafai et al. [9-13] are deployed in this work. The cross-sectional view of the heat pipe is displayed as Fig. 2. The assumptions made in this model are: (1) Vapor and liquid flow are steady, laminar and subsonic. (2) Transport properties for the vapor and liquid are taken as constant. (3) The vapor injection and suction rate are uniform in the evaporator and condenser sections. (4) The vapor velocity component in the z direction is negligible since there is no injection or suction on vertical wicks.

The analytical solution for the vapor pressure distribution, liquid pressure distribution and temperature distribution for the rectangular-shaped heat pipe and disk-shaped heat pipe are documented in Vafai et al. [9-13]. Based on the analysis given in these works, we can obtain the rectangular and disk-shaped vapor and liquid pressure and temperature distributions, as given in eqs. (1.8) to (1.14) which are used to validate our model.



Figure 2.2.2 The cross-sectional view of a rectangular-shaped or disk-shaped heat pipe

2.3.2.1 Rectangular-shaped heat pipe's vapor pressure distribution

$$\Delta p_{\nu}^{+}(x^{+}) =$$

$$\left\{ -\frac{4(1-\varphi)}{(2-\varphi)} Re_{h} \left\{ \left[\frac{16(1-\varphi)}{25\varphi} Re_{h} + \frac{1}{2(h_{b}^{+})^{2}} \right] (x^{+})^{2} + \int_{0}^{x^{+}} \frac{x^{+}}{f^{+}(x^{+})(1-f^{+}(x^{+}))} dx^{+} \right\} \right.$$

$$\left. (0 \le x^{+} \le \varphi l^{+}) \right\}$$

$$\left. \Delta p(\varphi l^{+}) - \frac{4\varphi}{(2-\varphi)} Re_{h} \left\{ \left[\frac{16\varphi}{25(2-\varphi)} Re_{h} - \frac{1}{2(h_{b}^{+})^{2}} \right] [(x^{+}-l^{+})^{2} - (\varphi l^{+}-l^{+})^{2}] - \int_{0}^{x^{+}} \frac{x^{+}-l^{+}}{f^{+}(x^{+})(1-f^{+}(x^{+}))} dx^{+} \right\}$$

$$\left. (\varphi l^{+} \le x^{+} \le l^{+}) \right\}$$

$$\left. (\varphi l^{+} \le x^{+} \le l^{+}) \right\}$$

$$\left. (2.8)$$

Where $f^+(x^+)$ can be found from:

$$\frac{df^{+}(x^{+})}{dx^{+}} =$$

$$\left[-\frac{9}{2} (1-\varphi)f^{+}(x^{+}) + 5\frac{(2-\varphi)}{Re_{h}} \frac{1}{f^{+}(x^{+})} - \frac{5}{2} \varphi \right] \frac{1}{(1-\varphi)x^{+}} \quad (0 \le x^{+} \le \varphi l^{+})$$

$$\left[-\varphi f^{+}(x^{+}) + 10\frac{(2-\varphi)}{Re_{h}} \frac{1}{f^{+}(x^{+})} \right] \frac{1}{7 \varphi (l^{+} - x^{+})} \quad (\varphi l^{+} \le x^{+} \le l^{+})$$

$$(2.9)$$

1.3.2.2 Rectangular-shaped heat pipe's liquid pressure distribution

$$\Delta p_{l}^{+}(x^{+}) =$$

$$\Delta p_{\nu}^{+}(l^{+}) - \frac{h_{w}^{+}\mu^{+}(1-\varphi)Re_{h}}{2(2-\varphi)K^{+}} \{ \varphi(1-\varphi)(l^{+})^{2} + [(\varphi l^{+})^{2} - (x^{+})^{2}] \}$$

$$(0 \le x^{+} \le \varphi l^{+})$$

$$\Delta p_{\nu}^{+}(l^{+}) - \frac{h_{w}^{+}\mu^{+}\varphi Re_{h}}{2(2-\varphi)K^{+}} (l^{+} - x^{+})^{2} \quad (\varphi l^{+} \le x^{+} \le l^{+})$$
(2.10)

1.3.2.3 Rectangular-shaped heat pipe's temperature distribution

$$\Delta T_{\nu}^{+}(x^{+}) = (T_{o\nu}^{+})^{2} \left[\frac{\ln p_{\nu}^{+2}(x^{+}) - \ln p_{o\nu}^{+}}{1 - T_{o\nu}^{+}(\ln p_{o\nu}^{+} - \ln p_{\nu}^{+}(x^{+}))} \right]$$
(2.11)

1.3.2.4 Disk-shaped heat pipe's vapor pressure distribution

$$p_{\nu}^{+}(r^{+}) =$$

$$p_{\nu}^{+}(0) - \frac{24}{25} \left(\frac{1-\varphi^{2}}{2-\varphi^{2}} Re_{h} R^{+}\right)^{2} \left(\frac{r^{+}}{R^{+}}\right)^{2} \quad (0 \le r^{+} \le \varphi R^{+})$$

$$p_{\nu}^{+}(0) - \frac{8}{25} \left(\frac{\varphi^{2}}{2-\varphi^{2}} Re_{h} R^{+}\right)^{2} \left[3 \left(\frac{r^{+}}{R^{+}}\right)^{2} + \left(\frac{R^{+}}{r^{+}}\right)^{2} - 4 \ln \frac{r^{+}}{R^{+}} - 2 \left(3 - 2 \ln \varphi - \frac{1}{\varphi^{2}}\right)\right]$$

$$(\varphi R^{+} \le r^{+} \le R^{+})$$

$$(2.12)$$

1.3.2.5 Disk-shaped heat pipe's liquid pressure distribution

$$p_{l}^{+}(r^{+}) =$$

$$p_{v}^{+}(0) + \frac{v^{+}Re_{h}(R^{+})^{2}}{4K^{+}(h_{w}^{+})^{3}} \frac{1-\varphi^{2}}{2-\varphi^{2}} \left[\left(\frac{r^{+}}{R^{+}}\right)^{2} + \frac{2\varphi^{2}}{2-\varphi^{2}} \ln \varphi \right]$$

$$- \left(\frac{4}{5}\frac{\varphi^{2}Re_{h}}{2-\varphi^{2}}R^{+}\right)^{2} \left(2\ln\varphi + \frac{1}{\varphi^{2}} - 1\right) \qquad (0 \le r^{+} \le \varphi R^{+})$$

$$p_{v}^{+}(0) + \frac{v^{+}Re_{h}(R^{+})^{2}}{4K^{+}(h_{w}^{+})^{3}} \frac{\varphi^{2}}{2-\varphi^{2}} \left[1 - \left(\frac{r^{+}}{R^{+}}\right)^{2} - 2\ln\left(\frac{R^{+}}{r^{+}}\right)\right]$$

$$- \left(\frac{4}{5}\frac{\varphi^{2}Re_{h}}{2-\varphi^{2}}R^{+}\right)^{2} \left(2\ln\varphi + \frac{1}{\varphi^{2}} - 1\right) \qquad (\varphi R^{+} \le r^{+} \le R^{+})$$

1.3.2.6 Disk-shaped heat pipe's temperature distribution

$$\Delta T_{v}^{+}(r^{+}) = (T_{ov}^{+})^{2} \left[\frac{\ln p_{v}^{+}(r^{+}) - \ln p_{ov}^{+}}{1 - T_{ov}^{+}(\ln p_{ov}^{+} - \ln p_{v}^{+}(r^{+}))} \right]$$
(2.14)

Once the vapor pressure distribution is found, the vapor temperature distribution within the heat pipe can be obtained from equations (2.11) and (2.14). The temperature difference across the heat pipe may be employed to calculate the effective thermal conductivity of the rectangular-shaped heat pipe and disk-shaped heat pipe with the Eqs. (2.15) and (2.16) [14].

$$k_{eff} = \frac{QL_{eff}}{A\,\Delta T} \tag{2.15}$$

$$L_{eff} = \frac{L_{evaporator} + L_{condenser}}{2} + L_{adiabatic}$$
(2.16)

Where k_{eff} is the effective thermal conductivity; Q is the power transported; L_{eff} is the effective length; A is the cross-sectional area; ΔT is the temperature difference between evaporator and condenser sections. In this study, the evaporator section is on the bottom surface of the heat pipe and the rest of the heat pipe's external area acts as the condenser section. Once the effective thermal conductivity is obtained, the heat pipe employed for the 3D IC structure will be modeled as a solid flat plate in the system. It should be noted that the rectangular shaped and disk-shaped heat pipes not only possess the extraordinary heat transfer capacity and rate, but also lighter in weight when compared

to solid copper of the same size. This makes their use even more appealing. The nominal dimension of the heat pipe is $50 \times 50 \times 29.4 \ mm^3$ in this investigation, in which the total height of the wick structure is 4 mm. The rest of the volume is a vapor channel, which is negligible in weight. Compared to the same sized solid copper plate, the weight of the heat pipe is over 7 times lighter.

2.4 Modeling Validation

COMSOL Multiphysics is utilized to set up the simulations. For model validation, a grid independence study was executed for all investigated geometries and the junction temperature for each geometry was evaluated using computational meshes for different cell distributions. Figure 1.3 presents the grid independence study for the nominal cases applying customized coarser, coarse, normal and fine mesh distributions. It can be concluded that there is no advantage to further increasing the number of grid cells after coarse mesh distribution. The last refined mesh gives a relative difference of %0.02 for the hotspot temperature in comparison with the prior mesh. To minimize the computational cost while maintaining the accuracy of the simulation, the coarse mesh distribution is applied in this study.



Figure 2.2.3 Grid independence study for the investigated geometries

To ratify the model, the temperature distribution of the 3D IC is validated with both the previous simulation work of Tavakkoli et al. [4] and the experimental results from Zhang et al. [2]. The vapor pressure distribution, liquid pressure distribution and temperature distribution within the rectangular-shaped heat pipe is compared with the comprehensive analytical solution of Vafai and Wang [9]. Figure 2.4 illustrates the resemblance of the temperature distribution for the nominal benchmark 3D IC along the x, y, and z directions for each device layer between the work of Tavakkoli et al. [4] and the present work. Figure 2.5 displays the comparison of the effect of different TSV arrangements on the temperature distribution of the 3D IC structure along the x, y and z directions in the device layer 1. It should be recognized that the z direction is at the vertical center line of the core processor 3. The comparisons between these two works show very good agreement.

The model is further validated by the experimental results obtained by Zhang et al. [2], where the setup model is similar with our simulation model. Zhang et al. [2] set up the air-cooled 3D IC stack with two layers of stacked processors instead of three for the current simulation model. For the validation purpose, the simulation of two layers of stacked processors is implemented to compare the hotspot temperature in the simulation model with the experimental results. Figure 2.6 substantiates the validation of the 3D IC model setup used in the research work. Figures 2.7 and 1.8 exhibit a comparison of our results for the flat-shaped heat pipes with the comprehensive analytical results acquired by Vafai & Wang [9].



Tavakkoli et al. (2016)

Present work

Figure 2.2.4 Comparison of the Temperature distribution for the nominal benchmark 3D IC with Tavakkoli et al. [4,5] (a) along the x direction for each device layer (b)along the y direction for each device layer (c) along the z direction at the vertical center line of each core and the center line of chip



Figure 2.2.5 Comparison of the Effects of different TSV arrangements on the temperature distribution of the 3D IC structure with Tavakkoli et al. [4,5] (a) along the x direction in the device layer 1 (b) along the y direction in the device layer 1 (c) along the z direction at vertical center line of the core processor 3



Figure 2.2.6 Comparison of the hotspot temperature with the experimental results



Figure 2.2.7 Comparison of the vapor and liquid pressure distributions along the heat pipe



Vafai & Wang [9]



Present work

Figure 2.2.8 Comparison of the vapor temperature profiles for different injection Reynolds numbers

2.5 Results and Discussions

The temperature distribution of a 3D IC deploying a copper heat sink, a rectangularshaped heat pipe and a disk-shaped heat pipe with different heat sink lengths for device layer 1 is investigated. It was concluded in the work of Tavakkoli et al. [4] that the junction temperature is manifested in device layer 1. It should be emphasized that the coreconcentrated TSV arrangement is employed throughout the study. The same study from Tavakkoli et al. [4] unveiled that the core-concentrated TSV is superior to the other employments of the optimized TSV arrangement. The current investigation is aimed to optimize the thermal performance based on the foremost employment with the preeminent performance in the previous work. As seen from Figure 2.9, as the length of the heat sinks increases, the temperature decreases for all three heat sinks. It is evident that the temperature of the 3D IC drops significantly when the heat sink length increases from 50 mm to 100 mm. The rate of temperature deduction is slower as the length increases further. Figure 2.9 (b) and (c) highlights the substantial effect of the rectangular-shaped and diskshaped heat pipe on the performance of a 3D IC. The rectangular-shaped heat pipe improved the thermal performance by reducing the temperature by 8 degrees in all lengths compared to the copper heat sink. As it was strengthened in Vafai et al. [9-13] investigations, the disk-shaped heat pipe showed more advanced performance than the rectangular-shaped heat pipe. With the fixed contact surface area, Figure 2.9 (c) demonstrated a 16 degrees reduction in temperature when the length of the heat sink is 50 mm (R = 28 mm for the disk-shaped heat pipe) and an average 10 degrees in other lengths

compared to the copper heat sink. These findings reveal that both the rectangular-shaped and disk-shaped heat pipe contribute to the optimization of the thermal performance of the 3D IC by maximizing the heat conduction and minimizing the temperature rise in the 3D ICs.



Figure 2.2.9 Device layer 1 temperature distribution for different lengths of the heat sinks (a) Copper heat sink (b) rectangular-shaped heat pipe (c) disk-shaped heat pipe

Figure 2.10. further unveils a comparison of different lengths of a flat-shaped heat pipe and a copper heat sink on the hotspot temperature of the 3D IC. The hotspot temperature declines remarkably when the rectangular-shaped heat pipe and disk-shaped heat pipe are implemented in the 3D IC structure. As anticipated, the disk-shaped heat pipe performs superior to rectangular-shaped one at all lengths. There is considerable drop in the hot spot temperature when using a flat shaped heat pipe as compared with a copper heat sink. In addition, as mentioned earlier we also have the advantage of a substantial reduction in the weight when using the flat-shaped heat pipes for the 3D IC set up.



Figure 2.2.10 Effect of the lengths of the heat sink and flat-shaped heat pipes on the hotspot temperature for a nominal 3D IC structure

Figure 2.11. demonstrates the effect of increasing the heat dissipation on the hotspot temperature of a typical 3D IC utilizing a flat-shaped heat pipe compared with a copper heat sink. The allowed operating temperature for 11^{th} Gen Intel *CoreTM* i7 & i9 is 373 K. The 3D IC with a copper heat sink is heated up to 393.45 K at a power of 300 W resulting in the termination of the 3D IC, while the 3D IC with a rectangular flat-shaped heat pipe can operate under 300 W heat dissipation and the one executed with a disk-shaped heat pipe can reach nearly 400 W. These data establish the powerful effect of both the rectangular-shaped and disk-shaped heat pipes on the junction temperature for high-power processors.



Figure 2.2.11 Effect of the flat-shaped heat pipe on the hotspot temperature of a typical 3D IC for different heat dissipation powers

For a typical fixed contact surface area 10,000 mm^2 , the hotspot temperature for different configurations of a rectangular-shaped heat pipe is investigated ($50 \times 200 mm^2$, $60 \times 167 mm^2$, $70 \times 143 mm^2$, $80 \times 125 mm^2$, $90 \times 112 mm^2$, $100 \times 100 mm^2$). Figure 2.12 illustrates a moderate temperature drop of 2 K when using a square shaped flat-shaped heat pipe. That is the square shaped heat pipe ($100 \times 100 mm^2$) carries the premier thermal performance for 3D IC.

The thermal resistances of the three different heat sinks are probed. As it can be observed from Figure 2.13, the average thermal resistance for the copper heat sink is about 0.104 K/W, while it is 0.0004 K/W for rectangular shaped heat pipe and almost zero for the disk-shaped heat pipe, respectively. These details authenticated the outstanding performance of the flat-shaped heat pipes compared to a copper heat sink.



Figure 2.2.12 The effect of different configurations of the rectangular-shaped heat pipe on the hotspot temperature of a typical 3D IC configuration



Figure 2.2.13 Thermal resistance of different heat sinks implemented in the 3D IC

Figure 2.14. presents the effects of the flat-shaped heat pipe as a heat spreader on the hotspot temperature. The size of the flat-shaped heat pipe as the heat spreader employed in the simulation is $50 \times 50 \times 3 \ mm^3$ (R = 28 mm for disk-shaped one) with the effective thermal conductivity of 5000 W/m·K. The copper heat sink, rectangular-shaped heat pipe heat sink and disk-shaped heat pipe heat sink are administered on top of the copper heat spreader, rectangular-shaped heat pipe heat spreader and disk-shaped heat pipe heat spreader, respectively. It is seen that using a much lighter weight flat-shaped heat pipe as the heat spreader has a very substantial effect on the hotspot temperature of 3D ICs as opposed to a copper heat spreader of the same size. For a 3D IC with the heat sink with the copper heat spreader reaches 321.48 K, while the one applying rectangular heat pipes as the heat sink and the heat spreader reduces the hotspot temperature by over 13 K and the one utilizing the disk-shaped heat pipes as the heat sink and the heat spreader further enhances the thermal performance by decreasing the hotspot temperature by almost 17 K.



Figure 2.2.14 Effect of a flat-shaped heat pipe as the heat spreader on the hotspot temperature of a 3D IC

2.6 Summary and Conclusions

The optimization and the thermal performance and management of 3D ICs utilizing the innovative rectangular-shaped and disk-shaped heat pipes is investigated in this work. The effects of these innovative flat shaped heat pipes on the temperature distribution and hotspots are explored in detail. All the models investigated in this work were rigorously validated with established analytical and experimental results. The thermal performance and management of the rectangular-shaped and disk-shaped heat pipe as heat sinks and heat spreaders for usage in 3D IC structures were analyzed in detail and their effectiveness were compared with the current use of copper heat sinks and copper heat spreaders. We have established that the flat-shaped heat pipes substantially reduce the temperature distribution and the hotspot temperature. The following conclusions were corroborated in the present work:

(1). Both the rectangular-shaped and disk-shaped heat pipes substantially lower the hotspot temperatures. The rectangular-shaped heat pipe brought down the hotspot temperature by 8 °C, the disk-shaped heat pipe can lower it by about 16 °C. They offer this sizeable advantage while the 3D IC structure's weight at the same time becomes markedly lighter.

(2). For high-power processors, flat-shaped heat pipes play a vital role in reducing the hotspot temperature. The most prominent solution is to deploy the disk-shaped heat pipe to reduce the hotspot temperature due to the high-power consumption.

(3). The square-shaped heat pipe $(100 \times 100 \text{ mm}^2)$ has the superior thermal performance compared with other rectangular-shaped heat pipe configurations. However, the impact of the change in the configuration from square to rectangular is not that significant.

(4). A copper heat spreader in the 3D IC structure can be replaced by the rectangular-shaped or disk-shaped heat pipe to further optimize the thermal performance. Within the scope of the current study, this replacement reduces the hotspot temperature by 13 K or 17 K, respectively.

NOME	NCLATURE			
c_p	Specific heat at constant pressure $[J (kg \cdot K)^{-1}]$	Gree	k symbols	
f(x)	Position of the maximum value of vapor velocity in y direction [m]	φ	Ratio of the evaporator length to the pipe length	
h	Height [m]	ν	Kinematic viscosity of the vapor $[m^2$	
h_b^+	Dimensionless half width of any of the vapor channels, b/h	Θ	Dimensionless temperature	
h_w	Thickness of the wick [m]	ρ	Density $[kg \cdot m^{-3}]$	
k	Thermal conductivity $[W (m \cdot K)^{-1}]$	μ	Dynamic viscosity $[(N \cdot s)m^{-2}]$	
К	Permeability $[m^2]$			
k _{eff}	Effective thermal conductivity $[W (m \cdot K)^{-1}]$			
I.	Length of the heat pipe [m]			
L_{eff}	Effective length [m]			
L _c	Characteristic length [m]			
n	Normal coordinate	Subscripts		
р	Pressure [Pa]	f	Fluid	
Δp_l	Overall liquid pressure drop along the heat pipe [Pa]	m	Mean	
Δp_{v}	Overall vapor pressure drop along the heat pipe [Pa]	е	Evaporator	
Pe_h	Peclet number	с	Condenser	
q	Heat flux $[W\cdot m^{-2}]$	I	Liquid phase	
\dot{q}_g	Volumetric heat generation rate $\left[W\cdot m^{-3} ight]$	v	Vapor phase	
r	coordinate	w	Wick	
R	Radius of the disk-shaped heat pipe [m]	0	Initial	
Re_h	Reynolds number			
т	Temperature [K]			
u	x-component of velocity $[m \cdot s^{-1}]$			
v	y-component of velocity $[m \cdot s^{-1}]$			
W	z-component of velocity $[m \cdot s^{-1}]$	Superscripts		
x, y, z	Cartesian coordinates	+	Dimensionless quantities	

REFERENCES

- Santos, C., Vivet, P., Colonna, J. -P., Coudrain, P. and Reis, R., 2014, "Thermal performance of 3D ICs: Analysis and alternatives," *International 3D Systems Integration Conference (3DIC)*, 2014, pp. 1-7, doi:10.1109/3DIC.2014.7152163.
- [2] Zhang, Y., Dembla, A., Joshi, Y. and Bakir, M. S., 2012, "3D stacked microfluidic cooling for high-performance 3D ICs," 2012 IEEE 62nd Electronic Components and Technology Conference, pp. 1644-1650, doi: 10.1109/ECTC.2012.6249058.
- [3] Chiang, T.Y., Souri, S.J., Chui, C.O. and Saraswat, K.C., 2001, December.
 "Thermal analysis of heterogeneous 3D ICs with various integration scenarios," *International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224)*, pp. 31.2.1-31.2.4, doi: 10.1109/IEDM.2001.979599.
- [4] Tavakkoli, F., Ebrahimi, S., Wang, S. and Vafai, K., 2016, "Analysis of critical thermal issues in 3D integrated circuits," *International Journal of Heat and Mass Transfer*, *97*, pp.337-352.
- [5] Tavakkoli, F., Ebrahimi, S., Wang, S. and Vafai, K., 2016, "Thermophysical and geometrical effects on the thermal performance and optimization of a threedimensional integrated circuit," ASME J of Heat Transfer – Transactions of the ASME, 138(8): 082101, doi: 10.1115/1.4033138
- [6] Wang, C., Huang, X.J. and Vafai, K., 2021, "Analysis of hotspots and cooling strategy for multilayer three-dimensional integrated circuits," *Applied Thermal Engineering*, 186, p.116336. doi: 10.1016/j.applthermaleng.2020.116336.
- [7] Xiao, C., He, H., Li, J., Cao, S. and Zhu, W., 2017, "An effective and efficient numerical method for thermal management in 3D stacked integrated circuits," *Applied Thermal Engineering*, 121, pp.200-209, doi: 10.1016/j.applthermaleng.2017.04.080.
- [8] Jain, A., Jones, R.E., Chatterjee, R. and Pozder, S., 2009, "Analytical and numerical modeling of the thermal performance of three-dimensional integrated circuits," *IEEE Transactions on Components and Packaging Technologies*, 33(1), pp.56-63, doi: 10.1109/TCAPT.2009.2020916.
- [9] Vafai, K. and Wang, W., 1992, "Analysis of flow and heat transfer characteristics of an asymmetrical flat plate heat pipe," *International Journal of Heat and Mass transfer*, *35*(9), pp.2087-2099, doi: 10.1016/0017-9310(92)90054-V.

- [10] Vafal, K., Zhu, N. and Wang, W., 1995, "Analysis of asymmetric disk-shaped and flat-plate heat pipes," ASME J of Heat Transfer-Transactions of the ASME, 117(1): 209–218, doi: 10.1115/1.2822305
- [11] Wang, Y. and Vafai, K., 2000, "An experimental investigation of the thermal performance of an asymmetrical flat plate heat pipe," *International Journal of Heat and Mass transfer*, 43(15), pp.2657-2668, doi: 10.1016/S0017-9310(99)00300-2.
- [12] Zhu, N. and Vafai, K., 1998, "Vapor and liquid flow in an asymmetrical flat plate heat pipe: a three-dimensional analytical and numerical investigation," *International Journal of Heat and Mass Transfer*, 41(1), pp.159-174, doi: 10.1016/S0017-9310(97)00075-6.
- [13] Vafai, K. and Zhu, N., 2014, "Closure to "Analysis of Asymmetric Disk-Shaped and Flat-Plate Heat Pipes," ASME J of Heat Transfer-Transactions of the ASME, 136(11): 116001, doi: 10.1115/1.4028430.
- [14] Wang, C., Tang, S., Liu, X., Su, G.H., Tian, W. and Qiu, S., 2020, "Experimental study on heat pipe thermoelectric generator for industrial high temperature waste heat recovery," *Applied Thermal Engineering*, 175, p.115299, doi: 0.1016/j.applthermaleng.2020.115299
- [15] Wan, Q. and Galloway, J., 2011, "Accurate Theta JC measurement for high power packages," 2011 27th Annual IEEE Semiconductor Thermal Measurement and Management Symposium, pp. 208-215, doi: 10.1109/STHERM.2011.5767202.
- [16] Bar-Cohen, A., 2009, "Thermal management of on-chip hot spots and 3D chip stacks," 2009 IEEE International Conference on Microwaves, Communications, Antennas and Electronics Systems, pp. 1-8, doi: 10.1109/COMCAS.2009.5385939.
- [17] Schmidt, R., 2003, "Challenges in Electronic Cooling: Opportunities for Enhanced Thermal Management Techniques—Microprocessor Liquid Cooled Minichannel Heat Sink," *International Conference on Nanochannels, Microchannels, and Minichannels*, Vol. 36673, pp. 951-959, doi: 10.1115/ICMM2003-1001.
- [18] Koo, J.M., Im, S., Jiang, L. and Goodson, K.E., 2005, "Integrated microchannel cooling for three-dimensional electronic circuit architectures," ASME J of Heat Transfer-Transactions of the ASME, 127(1), pp.49-58, doi: 10.1115/1.1839582.

- [19] Lau, J.H. and Yue, T.G., 2009, "Thermal management of 3D IC integration with TSV (through silicon via)," 2009 59th Electronic Components and Technology Conference, pp. 635-640, doi: 10.1109/ECTC.2009.5074080.
- [20] Sridhar, A., Vincenzi, A., Ruggiero, M., Brunschwiler, T. and Atienza, D., 2010, "Compact transient thermal model for 3D ICs with liquid cooling via enhanced heat transfer cavity geometries," 2010 16th International workshop on thermal investigations of ICs and systems (THERMINIC), pp. 1-6.
- [21] Coskun, A.K., Ayala, J.L., Atienza, D., Rosing, T.S. and Leblebici, Y., 2009, "Dynamic thermal management in 3D multicore architectures," 2009 Design, Automation & Test in Europe Conference & Exhibition, pp. 1410-1415, doi: 10.1109/DATE.2009.5090885.
- [22] Zhou, X., Xu, Y., Du, Y., Zhang, Y. and Yang, J., 2008, "Thermal management for 3D processors via task scheduling," 2008 37th International Conference on Parallel Processing, pp. 115-122, doi: 10.1109/ICPP.2008.51.
- [23] Xing, X.Q., Lee, Y.J., Tee, T.Y., Zhang, X., Gao, S. and Kwon, W.S., 2011, "Thermal modeling and characterization of package with through-silicon-vias (TSV) interposer," 2011 IEEE 13th Electronics Packaging Technology Conference, pp. 548-553, doi: 10.1109/EPTC.2011.6184481.
- [24] Lau, J.H., 2012, "Recent advances and new trends in nanotechnology and 3D integration for semiconductor industry," *ECS Transactions*, 44(1), p.805.

Chapter 3

Optimization of the Thermal Performance of the 3D ICs Utilizing the Integrated Chip-size Double-layer or Multi-layer Microchannels

3.1 Abstract

The chip-size integrated double-layer microchannels (DLMC) and multi-layer microchannels (MLMC) are investigated to optimize the thermal performance of threedimensional integrated circuits (3D ICs). The chip-size integrated DLMC without a heat spreader and a heat sink reduced the hotspot temperature by almost 15 K for a nominal 3D IC structure. Meanwhile, the size is significantly smaller than the copper heat sinks and the weight of the chip-size integrated DLMC was reduced by 99.9 %. Furthermore, two chip-size integrated DLMC lowered the hotspot temperature by another 6.77 K compared with utilizing just one integrated DLMC on top of the chip structure. The results also show that the multi-layer microchannels (MLMC) have a great effect on reducing the hotspot temperature is reduced by 21 K and 102 times lighter in weight compared to nominal 3D IC structure. The proposed structure and results presented in this study pave the way for major innovations in resolving the thermal issues for the 3D ICs.

3.2 Introduction

A three-dimensional integrated circuit (3D IC) is a metal-oxide semiconductorintegrated circuit manufactured by stacking silicon wafers or dies and interconnecting them vertically using through-silicon vias (TSVs), such that they behave as a single integrated device to achieve higher performance, lower power consumption, higher functional density, lower transistor packaging density, and a smaller form factor than conventional two-dimensional integrated circuits. Due to drastically increased integration density of 3D ICs, the task of removing a large amount of dispersed heat from a constrained space is beyond the capability of conventional cooling techniques. The accumulated heat within the device and the hotspot temperature are undesirable for the electrical performance since many electrical parameters are adversely affected by a substantial temperature rise [1-3]. As such effective heat removal from the 3D structure is extremely crucial.

Tavakkoli et al. [4, 5] performed a comprehensive thermal analysis of 3D high performance chips using numerical simulations. The effect of parametric changes in the geometrical configuration on the temperature distribution and hotspot temperatures were extensively highlighted, such as size, number and spacing, TSV arrangements (nominal TSVs, uniform TSVs and core-concentrated TSVs). The investigation also sufficiently outlined the impact of the thermophysical properties of the chip and cooling fluid on the flow and heat transfer. Their results presented the key features to be used for establishing optimized design and setup of 3D ICs. Wang et al. [6] performed an analysis to study the effects of geometric and thermal properties of multi-layer nominal 3D IC chips on the temperature hotspots with different distributions of processors (overlapped cores and staggered cores). They found that the larger the number of the chip layers, the higher the hotspot temperature is; but having a large Reynolds number can help decrease the hotspot temperature. Tavakoli, Salimpour and Vafai [7] investigated the optimization of the heat spreader by inserting the boron arsenide structures, including radial, one level of paring and two-level paring structures. Their results have shown that the two-level paring boron arsenide structures in the heat spreader achieved the superior performance by reducing the hotspot temperature up to 14%. Tavakoli and Vafai [8] also established a numerical investigation of the optimal distribution of a limited amount of high thermal conductivity material to enhance the heat removal from 3D ICs. Single-layer and double-layer ring shape inserts were studied and optimized for the thermal performance. Their results show that the maximum temperature of the 3D IC is reduced up to 10% for the optimal condition and the size of the heat sink and heat spreader can be 200% smaller compared to the conventional ones. Lu and Vafai [9] had established that rectangular-shaped heat pipes (RSHP) and disk-shaped heat pipes (DSHP) heat sinks substantially improved the overall thermal performance and reduced the hotspot temperatures by 7 K and 11 K on average, respectively. Furthermore, utilizing these innovative RSHP or DSHP as the heat spreader underneath the RSHP or DSHP heat sink further optimizes the thermal performance by reducing the junction temperatures by 14 K and 16 K on average, respectively. While RSHP and DSHP possess an excellent ability to removing the generated heat, microchannels have also been implemented in the electronic cooling systems to improve the thermal performance [10].

Microchannel heat sinks which were first proposed by Tuckerman and Pease [11], have been investigated and tested as high performance and compact cooling schemes. Both the industry and research communities have investigated the use of high performance microchannels on 3D IC structures. The works from IBM (Armonk, NY) [12-13] illustrate the structure and fabrication process of the integrated single-layer microchannel (SLMC) for 3D ICs. The SLMCs are distributed among device layers. Cooling fluid is delivered to the 3D ICs by employing fluidic through silicon vias (TSVs) and fluidic pipes [13]. With this configuration, Mizunuma et al. [14] developed a fast and accurate thermal-wake model for integrated SLMC 3D IC structure which shows that the integrated SLMC 3D IC reduces the junction temperature significantly. Lu et al. [15] investigated a Multiphysics-based cosimulation technique for the performance of 3D IC structure with integrated SLMC cooling. The integrated SLMC effectively reduced the hotspot temperature and achieved a more uniform temperature distribution. Feng et al. [16] focused on the fast and accurate GPU-based solver development and they showed that integrated SLMC cooling is effective in improving the thermal performance of 3D ICs.

One drawback of SLMC heat sink is the relatively higher streamwise temperature rise. This undesirable temperature gradient produces thermal stresses in IC packages and undermines both the thermal performance and the electrical performance [1-3]. Double-layer or multi-layer microchannels (DLMC or MLMC) can contribute to resolve these problems. DLMC and MLMC were first introduce by Vafai and Zhu [17-19]. DLMC and MLMC are not only excellent in reducing the undesired temperature variation in the streamwise direction thus enhancing the overall cooling capacity compared to the SLMC,

but also have lower pressure drop and require less pumping power [17-20]. It should be noted that the counter-flow layout was implemented in Vafai and Zhu's works [17-19]. Following Vafai and Zhu [17-19], Xie et al. [21-24] explored straight and wavy rectangular DLMC with parallel-flow and counter-flow layouts. Their results show that the counterflow DLMC has superior thermal performance, more uniform temperature rise and lower overall thermal resistance for various scenarios. The other limitation of the integrated SLMC on 3D ICs studied in [12-16] is the significant increased risk of water permanently damaging the 3D IC structure due to the fact that the integrated SLMCs among the device layers requires the fluidic TSVs and pipes to deliver the water into the structure.

To resolve the above problems, this work introduces the integrated chip-size DLMC and MLMC on top and bottom of the 3D IC structures to avoid the fluidic TSVs and pipes within the dies and improve the overall cooling performance. The hotspot temperature reductions and the substantial weight and size reduction of the heat sink equipment in diverse configurations of integrated DLMC and MLMC are thoroughly illustrated. In addition, optimization of the integrated DLMC and MLMC is discussed, including adding a heat sink on top of the structure, the change of the dimensions of the DLMC and investigation of nanofluids within the DLMC.

3.3 Modeling and Analysis

The schematics of the nominal 3D IC structures are shown in Figures 3.1 and 3.2. The nominal 3D IC structure is comprised of a substrate, thermal interface material (TIM) with C4 bumps, three layers of dies, device layers and TIM with microbumps, a heat spreader and a heat sink on top. Four core processors, fabricated on each device layer, are the main heat sources. Table 3.1 displays the nominal values for different components of the 3D IC structure for nominal cases. The chip-size DLMC structure fabricated with copper [10, 15, 25-31], as illustrated in Figure 3.3 (a) and (b), is $10 \times 10 \text{ }mm^2$ and the dimensions for channel width, channel height, fin width, and base and cover thickness are presented in Table 3.2.



Figure 3.3.1 The schematic of the nominal 3D IC structure



Figure 3.3.2 The schematic of 3D IC structure with heat pipe as the heat sink or heat spreader

Layer	Parameter	Nominal Value	Unit
	Material	Cu	
Heat sink	Length & Width	50	mm
	Thickness	4/29.4	mm
Rectangular-shaped heat	Material	Cu	
	Length & Width	50	mm
hihe	Thickness	29.4	mm
	Material	Cu	
Disk-shaped heat pipe	Radius	28	mm
	Thickness	29.4	mm
	Material	Cu	
Heat spreader	Length & Width	30	mm
	Thickness	3	mm
a	Length & Width	10	mm
Chip	Number of layers	3	mm
	TIM material	Thermal grease	
TIM layer with microbump	Thermal conductivity	5	$W/m \cdot K$
	Thickness	15	μm
	TIM material	Thermal grease	
TIM layer with C4 bump	Thermal conductivity	5	$W/m \cdot K$
	Thickness	100	μm
	Material	Si	
Die	Thickness	100	μm
	Material	Si	
Device layer	Thickness	2	μm
Core processor	Material	Si	
	Total power within the 3D IC	90	W
	Cores per layer	4	
	Length & Width	2	mm
	Thickness	2	μm
	Material	Si	
Substrate	Length & Width	30	mm
	Thickness	1	mm

Table 3.1 Nominal values for various parameters within the 3D IC structure [9]


Figure 3.3.3 (a) Schematic of the chip-size integrated DLMC structure; (b) the magnified view of one set of channels

Table 3.2 Nominal Values within DLMC structure test

Structure	Channel Length L (mm)	Channel Width W_c (µm)	Channel Height <i>H_c</i> (μm)	Channel fin width W_f (μ m)	Channel base/cover thickness Η _ℓ (μm)	Number of Channels N
	10	290	400	200	50	20×2
References	[13, 15, 16, 21, 24-28]					

The heat source is uniformly distributed [9] in each layer (30 W each layer and 7.5 W each processor). The heat is conducted through the layers down to the substrate and up to the spreader and the heat sink, and eventually to the ambient air through forced convective heat transfer above the heat sink and natural convective heat transfer under the substrate.

Conductive heat transfer through the solid, and isotropic layers of the 3D IC is governed by

$$\frac{\partial^2 \Theta_s^+}{\partial x^{+2}} + \frac{\partial^2 \Theta_s^+}{\partial y^{+2}} + \frac{\partial^2 \Theta_s^+}{\partial z^{+2}} + q_g^+ = 0$$
(3.1)

Where q_g^+ denotes the dimensionless volumetric heat generation in the central processing units and the nondimensionalized temperature and spatial coordinates are set up as:

$$x^+ = \frac{x}{h}$$
, $y^+ = \frac{y}{h}$, $z^+ = \frac{z}{h}$, $\Theta^+ = \frac{T - T_e}{qh/k_f}$

The convective boundary conditions are

$$\frac{\partial \Theta_s^+}{\partial n^*} = -Bi \cdot \Theta_s^+ \tag{3.2}$$

Where n^* is the normal coordinate and Bi is the dimensionless Biot number.

Nominally, the heat flow occurs mainly normal to the device layers. The heat transfer and fluid flow for the DLMC needs to be accounted for. It is governed by the Navier-Stokes equation. The water as the coolant within the microchannel is pumped into the channel at 1m/s [13]. The dimensionless Navier-Stokes equations in Cartesian coordinates are:

Mass conservation:

$$\frac{\partial u^+}{\partial x^+} + \frac{\partial v^+}{\partial y^+} + \frac{\partial w^+}{\partial z^+} = 0$$
(3.3)

x-Momentum equation:

$$Re_{h}\left(u^{+}\frac{\partial u^{+}}{\partial x^{+}}+v^{+}\frac{\partial u^{+}}{\partial y^{+}}+w^{+}\frac{\partial u^{+}}{\partial z^{+}}\right)=-\frac{\partial p^{+}}{\partial x^{+}}+\left(\frac{\partial^{2}u^{+}}{\partial x^{+2}}+\frac{\partial^{2}u^{+}}{\partial y^{+2}}+\frac{\partial^{2}u^{+}}{\partial z^{+2}}\right)$$
(3.4)

y-Momentum equation:

$$Re_{h}\left(u^{+}\frac{\partial v^{+}}{\partial x^{+}}+v^{+}\frac{\partial v^{+}}{\partial y^{+}}+w^{+}\frac{\partial v^{+}}{\partial z^{+}}\right)=-\frac{\partial p^{+}}{\partial y^{+}}+\left(\frac{\partial^{2}v^{+}}{\partial x^{+2}}+\frac{\partial^{2}v^{+}}{\partial y^{+2}}+\frac{\partial^{2}v^{+}}{\partial z^{+2}}\right)$$
(3.5)

z-Momentum equation:

$$Re_{h}\left(u^{+}\frac{\partial w^{+}}{\partial x^{+}}+v^{+}\frac{\partial w^{+}}{\partial y^{+}}+w^{+}\frac{\partial w^{+}}{\partial z^{+}}\right) = -\frac{\partial p^{+}}{\partial z^{+}}+\left(\frac{\partial^{2}w^{+}}{\partial x^{+2}}+\frac{\partial^{2}w^{+}}{\partial y^{+2}}+\frac{\partial^{2}w^{+}}{\partial z^{+2}}\right)$$
(3.6)

Energy conservation for the fluid domain:

$$Pe_h\left(u^+ \frac{\partial \Theta_f^+}{\partial x^+} + v^+ \frac{\partial \Theta_f^+}{\partial y^+} + w^+ \frac{\partial \Theta_f^+}{\partial z^+}\right) = \frac{\partial^2 \Theta_f^+}{\partial x^{+2}} + \frac{\partial^2 \Theta_f^+}{\partial y^{+2}} + \frac{\partial^2 \Theta_f^+}{\partial z^{+2}}$$
(3.7)

The nondimensionalized terms in the above equations are:

$$u^{+} = \frac{u}{u_{m}}, \qquad v^{+} = \frac{v}{v_{m}}, \qquad w^{+} = \frac{w}{w_{m}}, \qquad p^{+} = \frac{ph}{\mu_{f}u_{m}},$$

$$Re_h = \frac{\rho_f u_m h}{\mu_f}, \quad Pe_h = \frac{\rho_f c_{p,f} u_m h}{k_f}$$

This work also investigates Al_2O_3 nanofluids within the DLMC to further optimize the thermal performance with higher thermal conductivity. The thermal conductivity, dynamic viscosity, density and specific heat of Al_2O_3 nanofluids are calculated as follows [32-35]:

$$k_{nf} = \left[\frac{k_p + (n-1)k_{bf} - (n-1)\varphi(k_{bf} - k_P)}{k_p + (n-1)k_{bf} + \varphi(k_{bf} - k_P)}\right]k_{bf}$$
(3.8)

$$\mu_{nf} = (1 + 2.5\,\varphi)\mu_{bf} \tag{3.9}$$

$$\rho_{nf} = (1 - \varphi)\rho_{bf} + \varphi\rho_P \tag{3.10}$$

$$c_{p,nf} = (1 - \varphi)c_{p,bf} + \varphi c_{p,P}$$
(3.11)

Where k_{nf} , k_{bf} and k_p are the thermal conductivities of Al_2O_3 the nanofluid, base fluid and solid particles, respectively. φ is the volumetric concentration of nanoparticles and n is solid particle shape factor (n = 3 with the assumption of spherical particles). μ_{nf} and μ_{bf} are the viscosities of the nanofluid and base fluid, respectively; ρ_{nf} , ρ_{bf} and ρ_p are the densities of nanofluid, base fluid and solid particles, respectively; $c_{p,nf}$, $c_{p,bf}$ and $c_{p,p}$ are the specific heat of the nanofluid, base fluid and solid particles, respectively. The calculated results for the above-mentioned properties are listed in Table 3.3.

	$oldsymbol{arphi}=0\%$	$oldsymbol{arphi}=2\%$	$oldsymbol{arphi}=5\%$
<i>k_{nf}</i> (w/m⋅ <i>K</i>) 0.603		0.638	0.693
$ ho_{nf} (kg/m^3)$	995.7	1047.7	1125.9
$\mu_{nf}(kg/m\cdot s)$	7.977×10^{-4}	8.376×10 ⁻⁴	8.974×10^{-4}
$c_{p,nf}$ (kJ/kg·K)	4.183	4.115	4.012

Table 3.3 Al_2O_3 nanofluid properties

3.4 Model Validation

The simulation and modeling of the thermal performance is carried out through COMSOL Multiphysics. The grid independence study was performed for all investigated structures (Figure 3.4 – Figure 3.9) and the junction temperature for each structure was evaluated using computational meshes for different cell distributions. The grid independence study for various cases applying physics-based coarse, fine, finer, normal and extra fine mesh distributions is shown in Figure 3.10. The overall temperature varies within 1 K. In order to reduce the computational time and gain accurate simulation results, the normal mesh distribution is sufficient to obtain accurate results and is employed in this work.



Figure 3.3.4 The schematic of chip-size integrated DLMC on top of the 3D IC structure



Figure 3.3.5 The schematic of chip-size integrated DLMC on top of the 3D IC structure with heat sink above



Figure 3.3.6 The schematic of two chip-size integrated DLMC on top and at the bottom of the 3D IC structure



Figure 3.3.7 The schematic of two chip-size integrated DLMC on top and at the bottom of the 3D IC structure with heat sink above



Figure 3.3.8 The schematic of chip-size integrated three-layer microchannel on top of the 3D IC structure

Figure 3.3.9 The schematic of chip-size integrated MLMC on top of the 3D IC structure.



Figure 3.3.10 Grid independence study for the investigated structures

In addition, the main feature of the 3D IC structure model was validated earlier [9] both experimentally and numerically. The DLMC model was compared with the work of Xie et al. [21] in Figure 2.11. Figure 2.11 illustrates an excellent agreement for the temperature distribution for a DLMC for both parallel-flow and counterflow structure between the present work and reference [21].



Figure 3.3.11 The temperature distribution of the bottom surface of a DLMC with both counter-flow and parallel-flow layout – comparison with Xie et al. [21]

2.5 Results and Discussions

Table 3.4 displays the thermal performance and weight comparison among nominal copper heat sink (Figure 3.1), RSHP and DSHP (Figure 3.2) and integrated chip-size DLMC (Figure 3.4). It should be noted that the height for the nominal copper heat sink in this scenario is 29.4 mm in order to be consistent with the height of RSHP and DSHP. Compared with the nominal 3D IC structure with copper heat sink and heat spreader (Figure 3.1), RSHP as the heat sink reduced the hotspot temperature by 6K and DSHP reduced the hotspot temperature by 16K while reducing the weight by 7.35 times. As it can be seen from Table 3.4, the chip-size integrated DLMC without a heat spreader and a heat sink, as illustrated in Figure 3.4, reduced the hotspot temperature by almost 15 K. Meanwhile, the weight of the chip-size integrated DLMC is 1288 times lighter and the size is significantly smaller than the copper heat sink.

	Copper heat sink/ Reference (Figure 2.1)	RSHP as the heat sink (Figure 2.2)	DSHP as the heat sink (Figure 2.2)	Integrated DLMC without a heat spreader and heat sink (Figure 2.4)
Hotspot Temperature (K)	339.2	333.7	323.3	324.5
Reduction on Hotspot Temperature (K)	0	5.5	15.9	14.7
Weight Reduction	0	7.35 times lighter	7.35 times lighter	1288 times lighter

Table 3.4 Comparison of the Thermal Performance among different heat sinks

As shown in Table 3.5, the heat sink with a nominal height of 4 mm on top of the chip-size integrated DLMC (Figure 3.5) can further optimize the thermal performance of the 3D IC structure. Next, we have employed the effect of combining a heat sink (copper heat sink, RSHP and DSHP as illustrated in Figures 3.1 and 3.2) and a chip-size integrated DLMC on the hotspot temperature. Integrated DLMC with a copper heat sink, RSHP and DSHP reduced the hotpot temperature by 18 K, 14 K and 3 K respectively compared with the combination of a heat sink and a heat spreader. It should be noted that the weight of the integrated DLMC is 51 times lighter in weight and 9 times smaller in volume than the heat spreader employed in Figures 3.1 and 3.2.

	Copper heat sink with copper heat spreader (Fig. 1)	Integrated DLMC with a copper heat sink (Fig. 5)	Integrated DLMC with a RSHP heat sink (Fig. 5)	Integrated DLMC with a DSHP heat sink (Fig. 5)
Hotspot Temperature (K)	339.2	321	320	320
Reduction on Hotspot Temperature (K)	Reference	18.2	19.2	19.2
Weight Reduction	Integrated DLMC is 51 times lighter than the copper heat spreader and 9 times smaller in volume			

Table 3.5 The Combination of heat sinks with Integrated DLMC

Finally, we analyzed the effect of two chip-size integrated DLMC on top and at the bottom of the 3D IC structure, as displayed in Figures 3.6 and 3.7, on the hotspot temperauter. The results shown in Figures 3.12 clarify the substantial effect of this structure. Two chip-size integrated DLMC lowered the hotspot temperature by another 6.77 K in comparison with employing just one integrated DLMC for 3D IC regardless of having a heat sink on top or not. But having a heat sink on top can definitely improve the thermal performance even further and the setup can still remain lighter weight compared with the nominal structures (Figures 3.1 and 3.2).



Figure 3.3.12 The effect of two integrated DLMC on the hotspot temperature of the 3D IC.

The effect of multi-layer microchannels on the hotspot temperature of the 3D IC structure (Figures 3.8 and 3.9) is illustrated in Table 3.6. As it can be seen the optimal layout is 4 layers. The hotspot temperature is reduced by 21 K and the setup is 102 times lighter in weight compared to the nominal 3D IC structure with a nominal height of 7 mm (Figure 3.1). Meanwhile, the total height of the integrated 4-layer microchannel is only 1.9 mm while the nominal 3D IC (Figure 3.1) is 7 mm. After 4 layers, the decrease in the hotspot temperature is not significant while the weight and size increase significantly.

	Hotspot Temperature (K)	Total height (mm)	Weight Reduction
Coper heat sink with a heat spreader (Figure 2.1)	339.2	7	0
2 layers (Figure 2.4)	324.5	1	228 times lighter
3 layers (Figure 2.8)	320.28	1.45	133 times lighter
4 layers (Figure 2.9)	317.85	1.9	102 times lighter
5 layers (Figure 2.9)	316.91	2.35	84 times lighter
6 layers 316.27 (Figure 2.9)		2.8	71 times lighter

Table 3.6 Multilayer micorchannel hotspot temperatures

To further optimize the thermal performance of the 3D IC structure, more narrower channels were utilized with the same chip-size integrated DLMC. Figure 3.13 shows that when the number of channels increased from N = 40 to N = 50, the hotspot temperature is lowered by 2 K. The effect is not significant. The effect of nanofluids (Al_2O_3) within the integrated DLMC on the hotspot temperature of the 3D ICs was also explored. Three cases were selected to show the impact of the nanofluids. Case 1 is the integrated DLMC with 40 channels and cases 2 is for 50 channels. Case 3 was based on the two integrated DLMC with a copper heat sink above while increasing the volume fraction of the nanofluids. Figure 3.13 shows that the influence of nanofluids also is insignificant. The hotspot temperature was reduced by 1 K when the volume fraction was increased from 2% to 5% for all three cases.



Figure 3.3.13 The effect of the nanofluids within the integrated DLMC on the hotspot temperature

3.6 Summary and Conclusions

A thorough analysis and optimization of the thermal performance of the 3D ICs utilizing the chip-size integrated DLMC and MLMC is presented in this work. The results demonstrate that the integrated DLMC and MLMC not only substantially contribute to improve the thermal performance of the 3D ICs and reduce the hotspot temperature but also greatly reduce the overall packaging size and weight, which is in high demand for the electronic devices in the industry. The main contributions for an integrated DLMC and MLMC are as follows:

(1). The chip-size integrated DLMC without a heat spreader and a heat sink reduce the hotspot temperature by almost 15 K compared with the nominal structure. Meanwhile, the weight of the chip-size integrated DLMC is 1288 times lighter and the size is significantly smaller than the combination of copper heat sinks and heat spreaders.

(2). Two chip-size integrated DLMC on top and bottom of the chip lowered the hotspot temperature by another 6.77 K in comparison of only one integrated DLMC on top of the IC structure. The total temperature reduction in this case was 21 K and the weight was reduced by 99%.

(3). The MLMC has a pronounced effect on reducing the hotspot temperature. The optimal layout was demonstrated to be 4 layers. The hotspot temperature was reduced by 21 K and the structure was 102 times lighter in weight compared to the nominal 3D IC structure.

(4). Integrating a heat sink on top of the DLMC or MLMC without a heat spreader further reduced the hotspot temperature by another 4 K for a total hot spot temperature reduction up to 25 K. Compared to the heat spreader in the nominal structure, a chip-size DLMC is 51 times lighter in weight and 9 times smaller in volume.

(5) The effect of utilizing nanofluids for the 3D IC structure was also investigated and the results were presented. It was shown that the nanofuids did not create a significant reduction within the analyzed proposed innovative 3D IC structure.

NOM	NOMENCLATURE					
L	Channel length [mm]		eek symbols			
W _c	Channel width [µm]	φ	Volumetric concentration of nanoparticles			
H_c	Channel height [µm]	Θ	Dimensionless temperature			
W_f	Channel fin width [µm]	ρ	Density $[kg \cdot m^{-3}]$			
h _t	Channel cover and base thickness [µm]	μ	Dynamic viscosity $[(N \cdot s)m^{-2}]$			
Ν	Number of channels					
k	Thermal conductivity $[W (m \cdot K)^{-1}]$					
n^*	Normal coordinate					
Bi	Biot number					
р	Pressure [Pa]					
u	x-component of velocity $[m \cdot s^{-1}]$					
v	y-component of velocity $[m \cdot s^{-1}]$	Sub	oscripts			
w	z-component of velocity $[m \cdot s^{-1}]$	f	Fluid			
х, у,	Cartesian coordinates	S	Solid			
Z						
Re_h	Reynolds number	m	Mean			
c_p	Specific heat at constant pressure	nf	nanofluid			
	$\left[\int (kg \cdot K)^{-1}\right]$					
Pe_h	Peclet number	bf	Base fluid			
q	Heat flux $[W \cdot m^{-2}]$	Р	nanoparticle			
q_g	Volumetric heat generation rate					
_	$[W \cdot m^{-3}]$	~				
Т	Temperature [K]	Sup	perscripts			
n	Solid particle shape factor	+	Dimensionless quantities			

REFERENCES

- Topol, A. W., La Tulipe, D. C., Shi, L., Frank, D. J., Bernstein, K., Steen, S. E., Ieong, M., et al., 2006, "Three-dimensional integrated circuits," *IBM Journal of Research and Development*, 50(4.5), 491-506, doi: 10.1147/rd.504.0491.
- [2] Jenkins, K. A., & Franch, R. L., 2003, "Impact of self-heating on digital SOI and strained-silicon CMOS circuits," In *IEEE International SOI Conference* (pp. 161-163), Newport Beach, CA, USA, September 29 – October 2, doi: 10.1109/SOI.2003.1242936.
- [3] Banerjee, K., Souri, S. J., Kapur, P., & Saraswat, K. C., 2001, "3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-onchip integration," *Proceedings of the IEEE*, 89(5), 602-633, doi: 10.1109/5.929647.
- [4] Tavakkoli, F., Ebrahimi, S., Wang, S. and Vafai, K., 2016, "Analysis of critical thermal issues in 3D integrated circuits," *Int. J. Heat Mass Transfer*, 97, pp.337-352, https://doi.org/10.1016/j.ijheatmasstransfer.2016.02.010.
- [5] Tavakkoli, F., Ebrahimi, S., Wang, S. and Vafai, K., 2016, "Thermophysical and geometrical effects on the thermal performance and optimization of a threedimensional integrated circuit," ASME J of Heat Transfer – Transactions of the ASME, 138(8): 082101, doi: 10.1115/1.4033138.
- [6] Wang, C., Huang, X.J. and Vafai, K., 2021, "Analysis of hotspots and cooling strategy for multilayer three-dimensional integrated circuits," *Applied Thermal Engineering*, *186*, pp.116336. doi: 10.1016/j.applthermaleng.2020.116336.
- [7] Tavakoli, A., Salimpour, M. R., & Vafai, K., 2021, "Geometrical optimization of boron arsenide inserts embedded in a heat spreader to improve its cooling performance for three dimensional integrated circuits," *Numerical Heat Transfer, Part* A: Applications, 80(8), 389-410, https://doi.org/10.1080/10407782.2021.1947626.
- [8] Tavakoli, A., & Vafai, K., 2021, "Design and optimization of a composite heat spreader to improve the thermal management of a 3d integrated circuit," ASME J of Heat Transfer- Transactions of the ASME, 143, 1-10, https://doi.org/10.1115/1.4050922.
- [9] Lu, S., & Vafai, K., 2022, "Optimization of the Thermal Performance of Three-Dimensional Integrated Circuits (3D ICs) Utilizing Rectangular-Shaped and Disk-Shaped Heat Pipes," ASME J of Heat Transfer – Transactions of the ASME, 144(6): 061901, https://doi.org/10.1115/1.4053803.

- [10] Kadam, S. T., & Kumar, R., 2014, "Twenty first century cooling solution: Microchannel heat sinks," *International Journal of Thermal Sciences*, 85, 73-92, https://doi.org/10.1016/j.ijthermalsci.2014.06.013.
- [11] Tuckerman, D. B., & Pease, R. F. W., 1981, "High-performance heat sinking for VLSI," *IEEE Electron device letters*, 2(5), 126-129, doi: 10.1109/EDL.1981.25367.
- [12] D. Sekar, C. King, B. Dang, T. Spencer, H. Thacker, P. Joseph, et al., "A 3-D IC technology with integrated microchannel cooling", *Proc. Int. Interconnect Technol. Conf.*, Burlingame, CA, USA, June 01-04, 2008, pp. 13-15, doi: 10.1109/IITC.2008.4546911.
- [13] T. Brunschwiler, B. Michel, H. Rothuizen, U. Kloter, B. Wunderle, H. Oppermann, et al., "Forced convective interlayer cooling in vertically integrated packages", *Proc. Intersoc. Conf, Thermal Thermomechanic, Phenomena Electron. Syst.*, Orlando, FL, USA, May 28-31, 2008, pp. 1114-1125, doi: 10.1109/ITHERM.2008.4544386.
- [14] Mizunuma, H., Lu, Y. C., & Yang, C. L. ,2011, "Thermal modeling and analysis for 3-D ICs with integrated microchannel cooling," *IEEE Transactions on computeraided design of integrated circuits and systems*, 30(9), 1293-1306, doi: 10.1109/TCAD.2011.2144596.
- [15] Lu, T., Zhang, F., & Jin, J. M., 2016, "Multiphysics simulation of 3-D ICs with integrated microchannel cooling," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, 6(11), 1620-1629, doi: 10.1109/TCPMT.2016.2605691.
- [16] Feng, Z., & Li, P., 2012, "Fast thermal analysis on GPU for 3D ICs with integrated microchannel cooling," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 21(8), 1526-1539, doi: 10.1109/TVLSI.2012.2211050.
- [17] Vafai, K., & Zhu, L., 1999, "Analysis of two-layered micro-channel heat sink concept in electronic cooling," Int. J. Heat Mass Transfer, 42(12), 2287-2297, https://doi.org/10.1016/S0017-9310(98)00017-9.
- [18] Vafai, Kambiz, and Lu Zhu, 1 Oct. 2002, "Two-layered micro channel heat sink, devices and systems incorporating same.," U.S. Patent No. 6,457,515.
- [19] Vafai, Kambiz, and Lu Zhu, 13 Jan. 2004, "Multi-layered micro-channel heat sink, devices and systems incorporating same," U.S. Patent No. 6,675,875.

- [20] Lu, S., & Vafai, K., 2016, "A comparative analysis of innovative microchannel heat sinks for electronic cooling," *International Communications in Heat and Mass Transfer*, 76, 271-284, https://doi.org/10.1016/j.icheatmasstransfer.2016.04.024.
- [21] Xie, G., Chen, Z., Sunden, B., & Zhang, W., 2013, "Comparative study of the flow and thermal performance of liquid-cooling parallel-flow and counter-flow doublelayer wavy microchannel heat sinks," *Numerical Heat Transfer, Part A: Applications*, 64(1), 30-55, doi: 10.1080/10407782.2013.773811
- [22] Xie, G., Chen, Z., Sunden, B., & Zhang, W., 2013, "Numerical predictions of the flow and thermal performance of water-cooled single-layer and double-layer wavy microchannel heat sinks," *Numerical Heat Transfer, Part A: Applications*, 63(3), 201-225, doi: 10.1080/10407782.2013.730445
- [23] Zhang, F., Sundén, B., Zhang, W., & Xie, G, 2015, "Constructal parallel-flow and counterflow microchannel heat sinks with bifurcations," *Numerical Heat Transfer*, *Part A: Applications*, 68(10), 1087-1105, doi: 10.1080/10407782.2015.1023148
- [24] Shen, H., Xie, G., & Wang, C. C., 2019, "The numerical simulation with staggered alternation locations and multi-flow directions on the thermal performance of doublelayer microchannel heat sinks," *Applied Thermal Engineering*, 163, 114332, https://doi.org/10.1016/j.applthermaleng.2019.114332.
- [25] J. Lee, I. Mudawar, 2008, "Fluid flow and heat transfer characteristics of low temperature two-phase micro-channel heat sinks-Part 1: Experimental methods and flow visualization results," Int. J. Heat Mass Transfer, 51(17-18), 4315-4326, https://doi.org/10.1016/j.ijheatmasstransfer.2008.02.012.
- [26] W. Qu, I. Mudawar, 2003, "Flow boiling heat transfer in two-phase micro-channel heat sinks — I. Experimental investigation and assessment of correlation methods," Int. J. Heat Mass Transfer, 46(15), 2755-2771, https://doi.org/10.1016/S0017-9310(03)00041-3.
- [27] W. Qu, I. Mudawar, 2004, "Measurement and correlation of critical heat flux in twophase micro-channel heat sinks," Int. J. Heat Mass Transfer. 47(10-11), 2045-2059, https://doi.org/10.1016/j.ijheatmasstransfer.2003.12.006.
- [28] M.E. Steinke, S.G. Kandlikar, 2004, "An experimental investigation of flow boiling characteristics of water in parallel microchannels," ASME J. Heat Transfer – *Transactions of the ASME*, 126 (4), pp.518-526, https://doi.org/10.1115/1.1778187.
- [29] J. Lee, I. Mudawar, 2005, "Two-phase flow in high-heat-flux micro-channel heat sink for refrigeration cooling applications: Part II—heat transfer characteristics, Int. J.

Heat Mass Transfer, 48 (5), pp.928-940, https://doi.org/10.1016/j.ijheatmasstransfer.2004.09.019.

- [30] E. Sobierska, R. Kulenovic, R. Mertz, M. Groll, 2006, "Experimental results of flow boiling of water in a vertical microchannel," Experimental Thermal and Fluid Science, 31 (2), pp. 111-119, https://doi.org/10.1016/j.expthermflusci.2006.03.022.
- [31] K. Balasubramanian, P.S. Lee, L.W. Jin, S.K. Chou, C.J. Teo, S. Gao, 2011, "Experimental investigations of flow boiling heat transfer and pressure drop in straight and expanding microchannels – A comparative study," Int. J. Therm. Sci. 50 (12), pp.241-2421, https://doi.org/10.1016/j.ijthermalsci.2011.07.007.
- [32] S. Lee, S.U.-S. Choi, S. Li, J.A. Eastman, 1999, "Measuring thermal conductivity of fluids containing oxide nanoparticles," ASME J. Heat Transfer – *Transactions of the ASME*, 121 (2), pp.280–289, https://doi.org/10.1115/1.2825978.
- [33] D. Wen, Y. Ding, 2004, "Experimental investigation into convective heat transfer of nanofluids at the entrance region under laminar flow conditions," Int. J. Heat Mass Transfer 47 (24), pp.5181–5188, https://doi.org/10.1016/j.ijheatmasstransfer.2004.07.012.
- [34] B.C. Pak, Y.I. Cho, 1998, "Hydrodynamic and heat transfer study of dispersed fluids with submicron metallic oxide particles," Exp. Heat transfer 11 (2), pp.151–170, DOI: 10.1080/08916159808946559.
- [35] Lee, J., & Mudawar, I. ,2007, "Assessment of the effectiveness of nanofluids for single-phase and two-phase heat transfer in micro-channels," *Int. J. Heat Mass Transfer*, 50(3-4), pp.452-463, https://doi.org/10.1016/j.ijheatmasstransfer.2006.08.001.

Chapter 4

Additional Work

4.1 The effect of a heat sink on the 3D IC structures.

Figure 4.1 presents the effect of a heat sink on the thermal performance of the 3D IC structure. As it can be seen, a heat sink is indispensably necessary for a 3D IC structure. For a 3D IC without a heat sink, the hotspot temperature can reach up to 405 K, which is not acceptable for all the CPUs in the industry, whose operating temperature is 373K. However, a heat sink on top of the 3D IC structure reduced the hotspot temperature to as low as 340 K. Hence, improving the thermal performance of a heat sink can significantly contribute to optimize the thermal performance of a 3D IC.



Figure 4.1 The effect of a heat sink on the thermal performance of a 3D IC structure.

4.2 Additional investigations on the RSHPs and DSHPs as the heat spreader

The additional work is done on the analysis of the effect of RSHP and DSHP heat spreader dimensions on the 3D IC hotspot temperatures. The hotspot temperatures for both $30 \times 30 \times 3 \ mm^3$ (R = 28 mm for DSHP heat spreader) and $50 \times 50 \times 3 \ mm^3$ (R = 56 mm for DSHP heat spreader) are presented in Figure 4.2. It should be noted that the heat sinks are RSHP and DSHP in this investigation. Figure 4.2 shows that the effect of the enlarged RSHP and DSHP heat spreaders are not significant.



Figure 4.2 The effect of the enlarged RSHP and DSHP heat spreader on the hotspot temperature of a 3D ICs

The impacts of the combination of DSHP heat spreader with RSHP heat sink and the combination of RSHP heat spreader with DSHP heat sink are studied, as illustrated in Figure 4.3. As seen from Figure 4.3, the combinations are not reducing the hotspot temperatures to improve the thermal performance of the 3D ICs. Hence, this dissertation investigated the original configurations, which are RSHP heat spreaders with the RSHP heat sinks and DSHP heat spreaders with the DSHP heat sinks.



Figure 4.3 The effect of the combination of DSHP heat spreader or RSHP heat spreader with RSHP heat sink or DSHP heat sink, respectively. (Left: RSHP heat sink; Right: DSHP heat sink)

The height of RSHPs and DSHPs investigated in this dissertation is 29.4 mm. In order to make the comparison, the height of the copper heat sink is also 29.4 mm instead of the 4 mm. However, additional work of comparison with the effect of copper heat sink with the height of 4 mm is also investigated. It should be noted that the total height of RSHP is 29.4 mm but the actual copper solid part is only 4 mm, which is the same height with the copper heat sink. Figure 4.4 shows that the flat-shaped heat pipe is superior to the nominal copper heat sink at all length and reduced the hotspot temperature by up to 17 K.



Figure 4.4 The hotspot temperature of the 3D IC with copper heat sink (h = 4mm) and the flat-shaped heat pipe.

With the 4 mm height of copper heat sink, the hotspot temperature of the 3D IC with copper heat sink and RSHP with different heat dissipation is discussed. The result in Figure 4.5 indicates the RSHP possess high heat removal capability with the reduction of the hotspot temperature up to 70 K at 500 W compared with the copper heat sink.



Figure 4.5 The hotspot temperature of the 3D IC with copper heat sink (h = 4mm) and RSHP.

4.3 Additional work on the integrated chip-size DLMCs and MLMCs

The three-dimensional schematics of integrated chip-size DLMC or MLMC on the 3D IC structure are created.



Figure 4.6 The 3D schematic of the nominal 3D IC structure.



Figure 4.7 The 3D schematic of the integrated DLMC on a 3D IC structure.



Figure 4.8 The 3D schematic of the integrated DLMC and a heat sink on top of a 3D IC structure.



Figure 4.9 The 3D schematic of the integrated three-layer microchannel on a 3D IC structure.



Figure 4.10 The 3D schematic of the integrated MLMC on a 3D IC structure.



Figure 4.11 The 3D schematic of two integrated DLMCs on a 3D IC structure.

Chapter 5

Conclusions and Future Work

This chapter presents a summary of the crucial findings. Recommendations regarding the continuations of research work in this topic are discussed.

5.1 Conclusions

Three-dimensional integrated circuit (3D IC) is a promising solution for modern technology as 2D integrated circuits and embedded system are not able to meet the increasing need for smaller, thinner but more powerful electronic systems. 3D ICs have the advantages of superior performance, higher bandwidth, shorter interconnect, higher package density, condensed footprint but reduced power consumption and accommodating homogeneous and heterogeneous packaging. However, the bottleneck of heat built up within 3D ICs is still a challenge in the industries. This work provided innovative and efficient cooling techniques to optimize the thermal performance of the 3D IC structures by utilizing the rectangular-shaped and disk-shaped heat pipes as well as the integrated chip-size double-layer and multi-layer microchannels. The key findings and conclusions are as follows:

(1). Both the rectangular-shaped and disk-shaped heat pipes substantially lower the hotspot temperatures. The rectangular-shaped heat pipe brought down the hotspot temperature by 8 °C, the disk-shaped heat pipe can lower it by about 16 °C. They offer this sizeable advantage while the 3D IC structure's weight at the same time becomes markedly lighter.

(2). For high-power processors, flat-shaped heat pipes play a vital role in reducing the hotspot temperature. The most prominent solution is to deploy the disk-shaped heat pipe to reduce the hotspot temperature due to the high-power consumption.

(3). The square-shaped heat pipe $(100 \times 100 \text{ mm}^2)$ has the superior thermal performance compared with other rectangular-shaped heat pipe configurations. However, the impact of the change in the configuration from square to rectangular is not that significant.

(4). A copper heat spreader in the 3D IC structure can be replaced by the rectangular-shaped or disk-shaped heat pipe to further optimize the thermal performance. Within the scope of the current study, this replacement reduces the hotspot temperature by 13 K or 17 K, respectively.

(5). The chip-size integrated DLMC without a heat spreader and a heat sink reduce the hotspot temperature by almost 15 K compared with the nominal structure. Meanwhile, the weight of the chip-size integrated DLMC is 1288 times lighter and the size is significantly smaller than the combination of copper heat sinks and heat spreaders.

(6). Two chip-size integrated DLMC on top and bottom of the chip lowered the hotspot temperature by another 6.77 K in comparison of only one integrated DLMC on top

of the IC structure. The total temperature reduction in this case was 21 K and the weight was reduced by 99%.

(7). The MLMC has a pronounced effect on reducing the hotspot temperature. The optimal layout was demonstrated to be 4 layers. The hotspot temperature was reduced by 21 K and the structure was 102 times lighter in weight compared to the nominal 3D IC structure.

(8). Integrating a heat sink on top of the DLMC or MLMC without a heat spreader further reduced the hotspot temperature by another 4 K for a total hot spot temperature reduction up to 25 K. Compared to the heat spreader in the nominal structure, a chip-size DLMC is 51 times lighter in weight and 9 times smaller in volume.

(9). The effect of utilizing nanofluids for the 3D IC structure was also investigated and the results were presented. It was shown that the nanofluids did not create a significant reduction within the analyzed proposed innovative 3D IC structure.

5.2 Future Work

(1). Boiling is the rapid vaporization of a liquid, which occurs when a liquid is heated to boiling point. There is nucleate boiling, critical heat flux, transition boiling and film boiling. The opportunity for future work is to investigate the boiling technique for cooling by making use of the critical heat flux characteristic. Before film boiling occurs, the liquid is capable of absorbing heat from the surroundings without the requirement of large temperature difference. This can be applied to the heat sink equipment to improve the thermal performance of 3D IC structure.

(2). Thermal-structural analysis of the 3D IC structures is another opportunity for future work. High operating temperatures and hotspot temperatures in 3D IC structures cause thermal stress on the structures, which gives rise to the thermal expansions among different materials, and may affect the performance of the entire structure due to the failure of the mechanism.

(3). This dissertation employed the thermal grease as thermal interface material and hasn't put work on the effect of different thermal interface materials on the performance of 3D ICs. There is thermal paste, thermal adhesive, thermal gap filler, thermally conductive pad, thermal tape, phase-change materials, and metal thermal interface materials. It is worthwhile to put effort for the future work on the analysis of the effects of different thermal interface materials on the thermal performance and overall performance of 3D IC structures.

(4). 3D IC structures may be explored in the future work. 3D IC structures is flexible to have various configurations and the innovative cooling techniques in this project can be investigated on these configurations.