UC San Diego UC San Diego Electronic Theses and Dissertations

Title

Amplitude-to-RF and Phase-to-RF Time Alignment in Microwave Outphasing Modulators

Permalink https://escholarship.org/uc/item/8wv9n9q9

Author Valizadeh, Jinous

Publication Date 2016

Peer reviewed|Thesis/dissertation

UNIVERSITY OF CALIFORNIA, SAN DIEGO

Amplitude-to-RF and Phase-to-RF Time Alignment in Microwave Outphasing Modulators

A thesis submitted in partial satisfaction of the requirements for the degree Masters of Sciense

in

Electrical Engineering (Electronic Circuits and Systems)

by

Jinous Valizadeh

Committee in charge:

Professor James F. Buckwalter, Chair Professor Patrick P. Mercier, Co-Chair Professor Drew A. Hall

2016

Copyright Jinous Valizadeh, 2016 All rights reserved. The thesis of Jinous Valizadeh is approved, and it is acceptable in quality and form for publication on microfilm and electronically:

Co-Chair

Chair

University of California, San Diego

2016

DEDICATION

To my parents - Mrs. Tohfeh Samandary and Mr. Mehran Valizadeh

TABLE OF CONTENTS

| Signature Pa | ${ m ge}$ | iii |
|----------------|---|--|
| Dedication . | | iv |
| Table of Con | tents | v |
| List of Figure | es | vii |
| List of Table | s | ix |
| Acknowledge | ments | х |
| Abstract of t | he Thesis | xi |
| Chapter 1 | Introduction | 1 |
| Chapter 2 | Coupled Oscillator Outphasing Modulator with Analog PhaseModulation2.1Outphasing Modulation and Injection Locking2.1.1Outphasing Modulation2.1.2Injection Locking2.1.2Circuit Implementation of the Injection Locking Outphasing Modulator2.2.1Frequency Multiplication2.2.2Oscillator2.2.3Frequency Doubler2.2.4Single-Ended-to-Differential Converter | |
| Chapter 3 | Phase-to-RF and Amplitude-to-RF Time Alignment | 18 19 20 22 24 27 |
| Chapter 4 | Outphasing Modulator with Digitally Voltage Controlled Oscillatorcillator4.1Capacitance Range4.2Number of Bits4.3Quality Factor | 28 28 30 30 |

| | 4.4DVCO Simulation Results374.5Acknowledgment40 |
|--------------|---|
| Chapter 5 | Conclusions |
| Bibliography | |

LIST OF FIGURES

| Figure 1.1: | Narrowband versus wideband spectrum | 1 |
|---|--|--|
| Figure 1.2: | Radar and satellite communications. | 2 |
| Figure 1.3: | QPSK, 16-QAM, and 64-QAM constellations | 2 |
| Figure 1.4: | Block diagram of an envelope tracking power amplifier [1] | 3 |
| Figure 1.5: | Block diagram of an outphasing modulator [2]. | 4 |
| Figure 2.1: | Outphasing modulation [3]. | 6 |
| Figure 2.2: | Dual channel I/Q modulator [4]. | 7 |
| Figure 2.3: | Coupling two VCOs through resistors [3] | 9 |
| Figure 2.4: | Coupling three VCOs through resistive network to double the | 10 |
| | phase range [3] | 10 |
| Figure 2.5: | Block diagram of the proposed coupled oscillator outphasing | 10 |
| E : | modulator [3]. Simulated where et the sutrate of the second descillation of multiplication. | 12 |
| Figure 2.0: | Simulated phase at the output of the coupled oscillators as well | 11 |
| Figure 9.7. | as doublers. [5] | 14 |
| Figure 2.7. | Schematic of the designed frequency doubler with differential | 10 |
| rigule 2.8. | 5CHz input and signle onded 10CHz output [3] | 16 |
| Figuro 2.0. | Schematic of the designed single ended to differential convertor | 10 |
| Figure 2.9. | followed by a two-stage CMOS buffer [3] | 17 |
| | Tonowed by a two-stage Onios building [5] | 11 |
| | | |
| Figure 3.1: | System block diagram of the outphasing modulator with two | |
| Figure 3.1: | System block diagram of the outphasing modulator with two oscillators | 20 |
| Figure 3.1: Figure 3.2: | System block diagram of the outphasing modulator with two oscillatorsBlock diagram of the outphasing modulator with two oscillators. | 20 21 |
| Figure 3.1: Figure 3.2: Figure 3.3: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: | System block diagram of the outphasing modulator with two oscillators Block diagram of the outphasing modulator with two oscillators. Oscillator 1 is detuned and oscillator 2 is fixed. Oscillator 2 is detuned and oscillator 1 is fixed. Both oscillator 1 and oscillator 2 are detuned with 0.1V offset | 20 21 22 23 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: Figure 3.6: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: Figure 3.6: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 25 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: Figure 3.6: Figure 3.7: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 25 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: Figure 3.6: Figure 3.7: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 25 26 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: Figure 3.6: Figure 3.6: Figure 3.7: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 25 26 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: Figure 3.6: Figure 3.7: Figure 4.1: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 25 26 29 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: Figure 3.6: Figure 3.7: Figure 4.1: Figure 4.2: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 25 26 29 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: Figure 3.6: Figure 3.7: Figure 4.1: Figure 4.2: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 25 26 29 29 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: Figure 3.6: Figure 3.7: Figure 4.1: Figure 4.2: Figure 4.3: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 25 26 29 29 31 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: Figure 3.6: Figure 3.7: Figure 4.1: Figure 4.2: Figure 4.3: Figure 4.4: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 25 26 29 29 31 32 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.4: Figure 3.5: Figure 3.6: Figure 3.7: Figure 4.1: Figure 4.2: Figure 4.2: Figure 4.3: Figure 4.4: Figure 4.5: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 25 26 29 31 32 33 |
| Figure 3.1: Figure 3.2: Figure 3.3: Figure 3.3: Figure 3.5: Figure 3.6: Figure 3.7: Figure 4.1: Figure 4.2: Figure 4.3: Figure 4.4: Figure 4.5: Figure 4.6: | System block diagram of the outphasing modulator with two oscillators | 20 21 22 23 24 25 26 29 31 32 33 34 |

| Figure 4.7: | Quality factor of the fixed portion of the designed 8-bit cap | |
|-----------------|--|----|
| | bank versus bit | 35 |
| Figure 4.8: | Quality factor of the variable portion of the designed 8-bit cap | |
| | bank versus bit | 35 |
| Figure 4.9: | Quality factor of the designed 8-bit cap bank versus bit | 36 |
| Figure 4.10 : | Cap DNL versus cap bank code. | 36 |
| Figure 4.11: | Digitally voltage controlled oscillator with 8-bit cap bank | 37 |
| Figure 4.12 : | Frequency of the locked and free running oscillators versus cap | |
| | bank code. | 38 |
| Figure 4.13: | Phase of the locked and free running oscillators versus bit | 38 |
| Figure 4.14: | Phase of the locked oscillators versus cap bank code | 39 |
| Figure 4.15: | Phase DNL versus cap bank code. | 39 |

LIST OF TABLES

| Table 1.1: | Trade-off between linearity and efficiency in PAs | 3 |
|---------------|--|-----------------|
| Table 3.1: | Comparison between current consumption of the phase modula- tor with $1k\Omega$ and 100Ω | 26 |
| Table 3.2: | Comparison between different phase modulator techniques | $\frac{20}{27}$ |
| Table 4.1: | EVM versus number of bits. | 30 |
| Table 4.2 : | Cap bank series capacitor sizes. | 33 |
| Table 4.3: | Cap bank switch sizes and on resistances | 34 |

ACKNOWLEDGEMENTS

With boundless appreciation, I extend my heartfelt gratitude to the people who supported me while bringing this study to reality. Profound appreciation goes to the following:

My advisor, Prof. James F. Buckwalter who provided an opportunity to join his research team and allowed the advantage of completing my Masters degree with experience in the world of research. His patient, consistent guidance and advice during my Masters studies contributed greatly to my research progress and helped bring this study to its fullest accomplishment;

To the members of my committee, Prof. Patrick P. Mercier and Prof. Drew A. Hall, for generously giving their time, constructive remarks, suggestions and critiques to better my work;

To a former PhD student of Prof. Buckwalter, Dr. Mohammad S. Mehrjoo, for his continuous support, advice and effort to make this study possible. He greatly facilitated my research with his always-available accompaniment and pointing me towards the right path to follow. He generously gave his expertise and insights that supported my work. I deeply appreciate his friendship, wisdom and valuable knowledge, especially as his PhD work was the initial inspiration for my research;

Last but not least, I express my deepest gratitude to my beloved parents, Mrs. Tohfeh Samandary and Mr. Mehran Valizadeh. Their extraordinary sacrifices made so my siblings and I would have access to higher education in the United States (after it was denied to us in our native land) are dearly remembered and cherished, as is their unconditional love and support during these past years. Also, I would like to thank my brother Kourosh Valizadeh, my sister Venus Valizadeh and my cousin Mojgan Soltani for their continuous love and encouragement that gave me strength to persist on this quest for greater knowledge, capacity and understanding.

ABSTRACT OF THE THESIS

Amplitude-to-RF and Phase-to-RF Time Alignment in Microwave Outphasing Modulators

by

Jinous Valizadeh

Masters of Sciense in Electrical Engineering (Electronic Circuits and Systems)

University of California, San Diego, 2016

Professor James F. Buckwalter, Chair Professor Patrick P. Mercier, Co-Chair

Many phase modulation schemes generally rely on phase-to-RF and amplitudeto-RF modulation alignment. Splitting a signal into amplitude and phase components and feeding them into separate paths potentially has major advantages. While theoretically achievable, amplitude and phase modulation time alignment remains a challenge.

One of the phase modulation schemes is outphasing. Outphasing, also known as linear amplification with nonlinear components (LINC), improves the efficiency while maintaining linearity. To do so, any arbitrary signal splits into amplitude and phase. Then outphasing modulator generates two constant envelope phase modulated vectors also known as outphasing signals. Since outphasing signals are constant envelope, they can be fed into high-efficiency switching mode power amplifiers (PAs). Therefore, efficiency improves without degrading the linearity. Recombining the amplified outphasing signals after PAs, restores the phase and amplitude of the desired output signal. In this scheme, splitting the input signal into amplitude and phase is handled in digital domain thus reducing the risk of time mismatch between amplitude-to-RF and phase-to-RF modulation. However, outphasing modulator requires four digital-to-analog converters (DACs).

In this thesis an alternative approach is proposed that requires only two DACs, similar to envelope tracking, however it does not suffer from time mismatch. Also, a digital phase modulator based on coupled oscillator outphasing modulator is designed. In this design, varactor inside the oscillators is replaced with an 8-bit cap bank, therefore there is no need for any additional DACs.

A 10-GHz modulator is designed in 45-nm CMOS SOI and output vectors demonstrate close to 360 degrees of phase coverage.

Chapter 1

Introduction

Large volume of wireless communication has increased the demand for highspeed modulations since there is an increasing demand for large volume real-time data transfer. There are two ways to increase the data-rate in a wireless communication. Firstly, by operating at a higher bandwidth (BW). Fig. 1.1 compares the output spectrum of a narrowband application with a wideband modulation. There are many applications at lower frequencies, therefore not much available spectrum. In order to increase the BW, designers are forced to move up to higher frequencies. For example, around 2 to 3GHz designers are limited to channels with only 20MHz BW, while it can increase to 500MHz at higher frequencies.



Figure 1.1: Narrowband versus wideband spectrum.

This thesis focuses on X-band (8GHz - 12GHz) at 10GHz frequency. As it was mentioned earlier, higher BW is available at this frequency range which means higher data-rate communications is achievable. Fig. 1.2 shows two of the main applications of this band, namely radar and satellite communications [5].



Figure 1.2: Radar and satellite communications.

A second method to increase the data-rate is to use the available BW more efficiently. In other words, there is an ongoing effort to increase the number of symbols in constellation in order to have higher data-rate for high speed communications. Fig. 1.3 demonstrates the constellations for QPSK, 16-QAM, and 64-QAM waveforms.



Figure 1.3: QPSK, 16-QAM, and 64-QAM constellations.

Higher order modulation results in a larger peak-to-average power ratio (PAPR), and high PAPR modulation requires high linearity PAs. In modern wireless communications PAPR sometimes exceeds 8 dB, which imposes strict restrictions on linearity. It forces the power amplifiers (PAs) to operate in back-off region and as a result the system efficiency will be low [6]. There is also a well-known trade-off between linearity and efficiency in PAs. On one side there are linear PAs, such as class A and Class AB with low efficiency, and on the other side there are switching mode PAs such as class E and class F with high efficiency and poor linearity. While switching mode PAs are good candidates for phase and frequency modulations, due to their low linearity, it can be a challenge to use them for amplitude modulations such as QAM. There are a couple of techniques to utilize high efficiency switching mode PAs while maintaining linearity for phase modulation such as envelope tracking and outphasing modulator. Table. 1.1 shows the trade-off between linearity and efficiency for different PA classes of operation.

| Table 1.1: Trade-off between | n linearity and efficiency in PAs. |
|--|------------------------------------|
|--|------------------------------------|

| PA-Type | Linearity | Efficiency | Modulation |
|------------------|-----------|------------|------------------|
| Linear (A, AB,) | high | low | Amplitude |
| Switching (E,F,) | low | high | Phase, Frequency |

As was mentioned earlier, envelope tracking is one of the techniques to improve the efficiency while maintaining the linearity [7–17]. An envelope tracking approach contains two paths from input to output. One path is for the RF signal itself and another one for the amplitude of the input signal. Block diagram of an envelope tracking PA is shown in Fig. 1.4 [1].



Figure 1.4: Block diagram of an envelope tracking power amplifier [1].

The main path includes a linear power amplifier and the second path is dedicated to set the supply voltage of the PA based on the input signal. The second path also detects the envelope of the signal and adjusts the supply voltage to increase the voltage only when it is necessary, therefore ensuring the high efficiency. So, this technique utilizes a linear PA and a controlled supply voltage which tracks the signal envelope. Therefore, voltage supply of the power amplifier dynamically changes with the input signal envelope and the RF transistor operates with a higher efficiency over a wide dynamic range of the output power [18]. Time alignment between these two paths is critical especially at higher bandwidths, and it is one of the important challenges of this technique. In envelope tracking, calibration is required to make sure RF amplification and Vdd modulation are synced. Also, this structure requires only two DACs, one for the envelope and another for the signal itself, which is an advantage of this technique compare to other techniques that require more DACs such as outphasing modulator.

Another technique to improve the efficiency while maintaining the linearity is outphasing modulation, which is also known as linear amplification with nonlinear components (LINC) [19–32]. Outphasing is an alternative to envelope tracking technique with some advantages and disadvantages. Block diagram of an outphasing system is shown in Fig. 1.5 [2].



Figure 1.5: Block diagram of an outphasing modulator [2].

In an outphasing modulator, a complex signal splits into two constantenvelope, phase-modulated signals by separating the input signal into amplitude and phase components in a digital domain. As a result, high-efficiency switching mode PAs can be used to amplify the generated RF signals with constant envelope and different phase to improve the efficiency without degrading the linearity [33], [34], [35–38], [39–41]. Then, to generate the desired output signal, the amplified signals are recombined to restore the amplitude and phase components of the output signal. One advantage of the outphasing modulation technique over envelope tracking is that phase and amplitude information travel the same paths from baseband to RF. This happens due to the fact that signal decomposition is handled in digital domain, therefore timing requirements at baseband and RF are relaxed, which means time alignment between amplitude-to-RF and phase-to-RF modulation is not an issue anymore. However, the downside of an outphasing approach compared to envelope tracking is that it requires four DACs, thus contributing to greater area and power consumption.

In this thesis a phase modulator based on injection-locking coupled-oscillators is discussed offering the same phase-to-RF and amplitude-to-RF timing while only requiring two DACs. Chapter 2 presents the background of this work and includes phase modulator based on injection-locking coupled-oscillators. Chapter 3 presents the proposed approach to relax the phase and amplitude time alignment in baseband and RF. In chapter 4 it is shown that varactor in oscillators can be replaced with cap bank to incorporate DACs into the phase modulator. Finally, chapter 5 concludes the thesis.

Acknowledgment

Some parts of this chapter are adopted from [3] and [18].

Chapter 2

Coupled Oscillator Outphasing Modulator with Analog Phase Modulation

2.1 Outphasing Modulation and Injection Locking

2.1.1 Outphasing Modulation

Outphasing modulation is a technique to generate a pair of constant envelope signals and allows PAs to operate at their peak efficiency while still generating complex waveforms (as shown in Fig. 2.1).



Figure 2.1: Outphasing modulation [3].

This technique increases the transmit efficiency and requires the transformation of a cartesian (I and Q) message to polar coordinates (A and θ) as well as the additional transformation of the amplitude to an outphasing angle (A-to- ϕ) [3]. Conventional outphasing generates outphasing signals using a dual channel I/Q modulator. Each of the channels requires two DACs and a quadrature upconverter to generate one of the outphasing signals. Therefore, it generates S_1 with I_1+Q_1 and S_2 with I_1+Q_1 , as shown in Fig. 2.2. Since all of the 4 signals are applied to the system simultaneously and they travel similar paths from baseband to RF, time alignment here is not a challenge for outphasing modulator technique.



Figure 2.2: Dual channel I/Q modulator [4].

In outphasing modulator a complex waveform with amplitude and phase modulations can be represented as $S(t) = A(t) \cos(\omega t + \theta(t))$ which can be transformed to a pair of outphasing signals such as $S_1(t)$ and $S_2(t)$ with constant envelope and outphasing angle of ϕ as $S_1(t) = \frac{1}{2}A_{max}\cos(\omega t + \theta(t) + \phi(t))$ and $S_2(t) = \frac{1}{2}A_{max}\cos(\omega t + \theta(t) - \phi(t))$ as shown in Fig. 2.1. The outphasing angle can be calculated

$$\phi(t) = \arccos\left(\frac{A(t)}{A_{max}}\right),\tag{2.1}$$

where $A_{max} = \max(A(t))$ and $-90^{\circ} \le \phi \le +90^{\circ}$ [4]. The delivered Output power changes as the maximum amplitude of the input signal changes since the signal power is proportional to the $A^2(t)$. Output signals of the two PAs are out-of-phase when the amplitude is minimum. In this case since the outphasing angle is $\pm 90^{\circ}$, it results in a complete cancellation of the output signals of $S_1(t)$ and $S_2(t)$. On the other hand, the output signal from two PAs are in-phase when the amplitude of the input signal is at the maximum, since the outphasing angle is zero, $S_1(t)$ and $S_2(t)$ combine in-phase and the power from the two channels add together. Delivered output power is

$$P_O = P_{max} \frac{1 + \cos 2\phi}{2},\tag{2.2}$$

where P_{max} is the maximum output power [4]. As the outphasing angle changes from 0° to 90°, the output power drops from the maximum power to the minimum power. If we substitute (2.1) into (2.2), the output power is dependent on $A^2(t)$. Notably, the efficiency of outphasing modulation depends on the load modulation that is performed through the output power combiner.

2.1.2 Injection Locking

The goal of injection locking is to lock an oscillator to a source by injecting signal from the source to the oscillator so that the frequency of the oscillator locks to the source which results in a phase shift. In order to generate phase shift, the frequency detuning $\Delta \omega$ between the injected frequency ω_i and the natural frequency of the oscillator ω_n should be within the locking range. When $\Delta \omega$ is within the locking range of the oscillator ω_L , then oscillator frequency locks to the injected frequency with a phase shift of

$$\psi = \arcsin\left(\frac{\omega_n - \omega_i}{\omega_L}\right) = \arcsin\left(\frac{\Delta\omega}{\omega_L}\right).$$
(2.3)

Therefore, a maximum $\pm 90^{\circ}$ of phase shift will be produced if the frequency detun-

ing is within the locking range of the oscillator. The locking range of the oscillator is $\omega_L = \frac{2}{Q} \frac{I_{inj}}{I_{osc}} \omega_o$, and to derive (2.3) I_{inj} is assumed to be considerably smaller than I_{osc} [42–44]. ω_L is directly related to the circuit parameters of Q which is the quality factor of the resonator, I_{inj} is the injected current, and I_{osc} is the oscillator current swing.

There are two main reasons that make locking range an important parameter: Firstly, it clearly controls the range of the frequency detuning over which the oscillator will remain locked. Secondly, the locking range determines the time constant for the response of the oscillator to an external perturbation. This means that the locking range determines the bandwidth of the modulator. So, injected current can be used to control the locking range which will lead to also controlling the bandwidth when the Q of the tank is fixed. Typically, the locking range is around 10% of the oscillation frequency. Voltage controlled oscillators (VCOs) are tuned over a certain frequency range. Output frequency of VCOs varies linearly over a limited range of applied control voltage V_{tune} . Since $\omega n = \omega_o + K_V V_{tune}$ and $\omega_o = \omega_i$ then the frequency detuning will be $\Delta \omega = K_V V_{tune}$. In this case two voltage controlled oscillators (VCOs) are coupled through a resistive network while VCOs are tuned differentially through a differential control voltage $\pm V_{tune}$ as shown in Fig. 2.3.



Figure 2.3: Coupling two VCOs through resistors [3].

If the resistive network is large enough to guarantee $I_{inj} \ll I_{osc}$, then phase between the two oscillators will be

$$\psi = \arcsin\left(\frac{K_V V_{tune}}{\omega_L}\right). \tag{2.4}$$

given that $V_{max}=\frac{\omega_L}{K_V}$, then phase shift between two coupled VCOs produces an arcsine function

$$\psi = \arcsin\left(\frac{V_{tune}}{V_{max}}\right). \tag{2.5}$$

There are two major differences comparing (2.1) and (2.5) that need to be considered to get the same results as outphasing modulation technique. First, the range of phase variations for two coupled VCOs is half of the required phase variations in an outphasing modulator. Second, the outphasing angle is an arccosine function of the amplitude while coupled VCOs provide an arcsine function of the injection locking amplitude. In order to overcome the first issue, three VCOs are coupled to double the phase variation range so that the edge VCOs can cover the $\pm 180^{\circ}$ range which maps to the $\pm 90^{\circ}$ range of outphasing angle. Phase between the two edge VCOs will be

$$\measuredangle S_{1+} - \measuredangle S_{2+} = 2\psi = 2 \arcsin\left(\frac{V_{tune}}{V_{max}}\right). \tag{2.6}$$

Fig. 2.4 shows three coupled VCOs block diagram.



Figure 2.4: Coupling three VCOs through resistive network to double the phase range [3].

Second problem can be solved by combining the differential output signals from the edge VCOs with the opposite sign. In other words, $\angle S_2$ - can be defined as a function of $\angle S_2$ + by defining $\angle S_2$ - = $\pi + \angle S_2$ + and by substituting $\angle S_2$ into (2.6) it can be shown that

$$\measuredangle S_{2-} - \measuredangle S_{1+} = \pi - 2 \arcsin\left(\frac{V_{tune}}{V_{max}}\right) = 2 \arccos\left(\frac{V_{tune}}{V_{max}}\right). \tag{2.7}$$

Therefore, by taking advantage of the nonlinear characteristics of the injection locked oscillator, and combining the right sign of the edge VCOs, differential output signals of the outphasing angle can be produced without the need for digital signal processing. This results in much lower power outphasing modulation for high bandwidth signals [3].

2.2 Circuit Implementation of the Injection Locking Outphasing Modulator

In the previous section application of injection locking to produce outphasing signals was introduced. In this section block diagrams of the implemented proposed outphasing modulator, and critical building blocks of the design are demonstrated. Block diagram of the proposed coupled oscillator outphasing modulator has shown in Fig. 2.5.

Block diagram of the coupled oscillator outphasing modulator consists of three VCOs which are coupled through a resistive network in series. A central VCO is coupled to an external oscillator which provides frequency control that locks the central VCO to the external source as well as θ of the input signal by injecting the common mode phase modulation reference signal into the central VCO. Then, conversion of the amplitude to outphasing angle is provided by detuning the edge VCOs differentially. Differential tuning signals A(t) and -A(t) are applied to the edge VCOs and results into the phase difference between the edge VCOs which is a function of the amplitude of the input signal. Edge oscillators are followed by doublers to double the frequency and also the phase range. This removes the stress from the edge VCOs and there will be no need to push them to the edge of instability to get $\pm 180^{\circ}$ phase shift.

This structure, similar to the envelope tracking, requires only two DACs. This is an advantage compared to the conventional outphasing modulator. However, this structure does not offer a synced amplitude-to-RF and phase-to-RF modulation unlike the conventional outphasing modulator. In other words, similar to the envelope tracking, calibration needs to be done to make sure envelope and phase (θ) reach the output simultaneously.

As Fig. 2.5 shows, critical blocks of the coupled oscillator outphasing modulator are oscillators, doublers, and single-ended-to-differential converters. Designs of these blocks are discussed in the following sections.



Figure 2.5: Block diagram of the proposed coupled oscillator outphasing modulator [3].

2.2.1 Frequency Multiplication

Even though the outphasing angle is being produced by using injected coupled oscillators, it is still difficult to cover the full 180 degrees of phase shift by coupling three VCOs. Sensitivity of the circuit to noise could cause cycle-slipping behavior near the edge of the locking range [44] which then causes the edges of the injection locked oscillator tuning range not to be practical regions of the operation. So, to solve this issue and prevent the outphasing limitation angle as it has been presented in previous work on coupled oscillators, the use of multiplier to increase the phase variation was suggested [45]. Given that V_{tune} the phase shift can be found as (2.8) where M is the frequency multiplication factor, and in this case a factor of 2 is needed to provide the required margin for an outphasing modulator.

$$\phi = M \arccos\left(\frac{V_{tune}}{V_{max}}\right),\tag{2.8}$$

One of the down sides of using a frequency multiplier is that not only the phase and frequency will be multiplied, but also the phase noise from oscillators will be multiplied. However, this issue can be solved with a low phase noise external reference which also helps to make sure that the phase noise of the edge oscillators is suppressed within the locking bandwidth [46].

Doubler output signal is single-ended. However, as it was shown in the previous section, differential output is required to convert the arcsine function to arccosine function. Therefore, in this design doublers are followed by single-ended-to-differential active balun circuits which are designed to provide enough gain since the frequency doubler is lossy and therefore active balun will compensate the loss of the frequency doubler. As shown in Fig. 2.6, adding the doubler has increased the phase range, however, simulations shows it is less than double and that is because as soon as doublers are loading the oscillators then the locking range reduces.

From simulation results as shown in Fig. 2.6, even the phase range has not been doubled after adding doublers, but required phase variation needed for full outphasing has been provided by frequency detuning.



Figure 2.6: Simulated phase at the output of the coupled oscillators as well as doublers. [3]

2.2.2 Oscillator



A cross-coupled LC oscillator is designed as shown in Fig.2.7.

Figure 2.7: Schematic of the designed cross-coupled LC oscillator at 5GHz. [3]

To improve the Flicker noise, a PMOS current source is used and to increase its output resistance a cascode structure is used. Typically, metal-insulator-metal (MIM) capacitors are used since they have a high quality factor Q. In that case, a cap bank with discrete tuning steps would be designed. In this design, however, due to the analog nature of the phase modulation, an analog approach is pursued with the use of varactors. Metal-Oxide-Semiconductor (MOS) capacitors are used in the tank of the oscillator to tune the frequency. As shown, resistive coupling network used to connect oscillators.

2.2.3 Frequency Doubler

After each oscillator there is frequency doubler that its schematic is shown in Fig. 2.8.



Figure 2.8: Schematic of the designed frequency doubler with differential 5GHz input and signle-ended 10GHz output. [3]

The doubling pair is biased to maximize the second order nonlinearity [47] since the edge oscillators are followed by doublers to double the frequency and also the phase range. To improve the output-to-input isolation a cascode device is placed on top of the input pair. An LC resonator with 10 GHz resonant frequency is placed at the output to filter out the unwanted harmonics. However, the narrow-band nature of the LC load can result in swing variation within the oscillator tuning range. To solve that, a parallel 200 Ω resistor is placed in parallel with the tank to reduce the quality factor and increase the bandwidth.

2.2.4 Single-Ended-to-Differential Converter

Fig. 2.9 shows the active balun that amplifies the 10 GHz single-ended signal at the doubler output while converting it into the differential form.



Figure 2.9: Schematic of the designed single-ended-to-differential converter followed by a two-stage CMOS buffer. [3]

No inductors are used at this block to save the area. Following the active balun, there is a two-stage CMOS buffer for more amplification and to produce rail-to-rail swing. The first stage of the CMOS buffer has a resistive feedback to provide bias. Buffers are scaled up for generating a high slew-rate signal and consequently to minimizes the power consumption. Minimum-size cross-coupled inverters are implemented between the two stages of CMOS buffer to guarantee a differential signal pair and also drives the load.

Acknowledgment

Some parts of this chapter are adopted from [3] and [18].

Chapter 3

Phase-to-RF and Amplitude-to-RF Time Alignment

Previous chapter introduced a phase modulator based on injection locking coupled-oscillators. In that design phase of the input signal is injected into the center oscillator and amplitude of the input signal detunes the edge oscillators to generate the outphasing angle. One key challenge in that approach is the amplitude-to-RF and phase-to-RF time alignment. This chapter presents an outphasing analog approach to deliver a synced amplitude-to-RF and phase-to-RF with using only two DACs. Modulator is designed in 45-nm CMOS SOI process and operates at 10 GHz.

3.1 Injection Locking Coupled Oscillator versus Outphasing Modulator

Injection locking coupled oscillator presented in the previous chapter requires two DACs, one for phase and another one for amplitude. In that regard, it is similar to envelope tracking structures. These two approaches have a common disadvantage. In both envelope tracking and presented injection locking coupled oscillator, time alignment between amplitude-to-RF and phase-to-RF modulation remains a challenge. This is due to the fact that phase information is injected into the center oscillator, whereas amplitude information is applied to the edge oscillators. In other words, phase and amplitude travel different paths from baseband to RF. To solve this challenge, referring to conventional outphasing modulator is helpful. In conventional outphasing systems phase and amplitude are inherently synced in baseband and RF. This is due to the fact that amplitude and phase decomposition is handled in digital domain where it is considerably easier to handle any time mismatches. Then, based on amplitude and phase four vectors are generated in digital domain. Each pair of them represents the in-phase (I) and quadraturephase (Q) for one of the two outphasing vectors (S1=I1+Q1, S2=I2+Q2). Since these four signals are introduced to the similar baseband-to-RF paths, inherently amplitude-to-RF and phase-to-RF are time aligned. This is a major advantage of the conventional outphasing compared to envelope tracking and injection locking coupled oscillator outphasing modulator. However, in a conventional outphasing modulator four DACs are required. Here the goal is to design a system to benefit from a relaxed amplitude-to-RF and phase-to-RF time alignment and at the same time only requires two DACs.

3.2 Independent Detuning of Coupled-Oscillator

Outphasing system presented in the previous chapter introduces two different paths to phase and amplitude. Phase information rotates the center oscillator while amplitude information triggers the edge oscillators. Amplitude information controls the tank varactor and detunes the edge oscillators deferentially. In the previous approach final phase of the outphasing vectors is generated in two steps where edge oscillators were being detuned differentially to generate $\phi(t)$ while in a separate step center oscillator was rotated with $\theta(t)$ to rotate edge oscillators with theta. Another approach could be to land the outphasing vectors to their final location at once. This can happen by injecting both amplitude and phase information to the oscillator simultaneously. Given that it is easier to handle time mismatch in digital domain compared to baseband or RF, $\phi(t)$ can be calculated in digital domain. Also, in digital domain $\theta(t) + \phi(t)$ and $\theta(t) - \phi(t)$ can be calculated and by using an LUT calculated $\theta(t) + \phi(t)$ and $\theta(t) - \phi(t)$ can be mapped to individual tuning voltages. Finally these tuning voltages will need to get converted from digital to analog and get fed to each of the oscillators independently. Therefore, with this approach each oscillator will land to its final phase directly unlike the previous approach.

In other words, each of the two edge oscillators can be rotated for $\theta(t) + \phi(t)$ and $\theta(t) - \phi(t)$. That way edge oscillators are detuned independently and as a result amplitude-to-RF and phase-to-RF information travel the exact same path and there wont be any need for additional time alignment technique for this approach. Fig. 3.1 shows the system block diagram of this architecture.



Figure 3.1: System block diagram of the outphasing modulator with two oscillators.

3.2.1 Block Diagram

Fig. 3.2 illustrates the block diagram of the proposed scheme. Unlike the previous design with three oscillators, in this design only two oscillators are required and there wont be a need for the center oscillator since $\theta(t)$ and $\phi(t)$ both are applied to the left and right oscillator directly.



Figure 3.2: Block diagram of the outphasing modulator with two oscillators.

Since the left and right oscillators should be detuned independently, then there is no need for center oscillator. As shown in 3.2, the external oscillator is tapped to the middle of the coupling resistive network, and similar to the previous design coupled oscillators are followed by frequency doublers and single-endedto-differential converters. This approach benefits from requiring only two DACs similar to the original coupled oscillator outphasing modulator. But, unlike that design, there is no need to take any extra steps to ensure the time alignment between amplitude-to-RF and phase-to-RF modulator.

3.2.2 Simulation Results

The key in this design is to generate two outphasing vectors independently so that each oscillator will land to its final phase directly. Therefore, by taking advantage of the nature of the conventional outphasing system and using digital domain to handle any time mismatches the phase and amplitude can be synced in baseband and RF. In this case, left oscillator should be detuned with the proper detuning voltage for S_1 to land on $\theta(t) + \phi(t)$ and the right oscillator should be detuned to make sure S_2 is located at $\theta(t) - \phi(t)$. To demonstrate that oscillators can be detuned independently several cases are simulated.

Fig. 3.3 shows the simulation result of the output phase of both channels when only oscillator 1 is detuned and the tuning voltage of oscillator 2 is fixed. Fig. 3.3 shows that oscillator 1 produces different phase as tuning voltage is changing, while the phase of the oscillator 2 remains constant. It can be seen that oscillator 1 covers a phase range of 351 degrees before it is pushed into the unstable region.



Figure 3.3: Oscillator 1 is detuned and oscillator 2 is fixed.

Next simulation, studies the case when the tuning voltage of oscillator 1

is fixed and oscillator 2 is detuned. Fig. 3.4 shows the simulation result of the output phase of both vectors when oscillator 2 produces different phase as tuning voltage is changing, while the phase of oscillator 1 remains constant. It can be seen that oscillator 2 covers a phase range of 350 degrees before it is pushed into the unstable region.



Figure 3.4: Oscillator 2 is detuned and oscillator 1 is fixed.

Another case that was simulated, represents vector S_1 following vector S_2 . In this case, both oscillators were detuned in the same direction. Fig. 3.5 shows the simulation result of this case where the output phase of oscillator 1 is following oscillator 2. For that, there is a 0.1V offset in detuning voltage for oscillator 1 and oscillator 2. It can be seen that both vectors cover a phase range of 355 degrees before they are pushed into the unstable region.



Figure 3.5: Both oscillator 1 and oscillator 2 are detuned with 0.1V offset in their detuning voltage.

3.3 Weak Coupling versus Strong Coupling

In this section the effect of coupling strength is discussed. In the original design that was presented in previous chapter, coupling network was built with $1k\Omega$ resistors. That was to make sure that coupling is weak and injected current is much smaller than the oscillator current to guarantee that phase variation is an arccosine function of the tuning voltage. In the current approach presented in this chapter, there is no need to generate an arccosine function and therefore we can design for a strong coupling. To increase the coupling strength delivered power from external source can be increased. However, there is a practical limitation with the maximum swing that an external source can generate and here, it is assumed to be 0.5V amplitude. Next step to increase the coupling strength is to reduce the coupling network resistance. Simulation results show that more detuning is required for phase modulator with strong coupling compared to a phase modulator with weak coupling to get the same phase variation.

Fig. 3.6 shows the phase variation versus detuning voltage for a phase modulator with a $1k\Omega$ coupling resistor. It can be seen than the phase modulator can offer a +/-172 degrees of phase coverage for detuning voltage from .465V to .532V. As shown in Fig. 3.6 by detuning oscillators for less than 0.1V oscillators can almost cover the whole phase range. This happens because there is no strong coupling between oscillators, therefore a small change in capacitor of the tank will result in large phase steering. That means phase is sensitive to tuning voltage, and to reduce the sensitivity we should provide stronger coupling.



Figure 3.6: Phase variation versus detuning voltage for a phase modulator with a $1k\Omega$ coupling resistor.

Same simulation is performed for a coupling resistance of 100Ω . Fig. 3.7 shows the phase variation versus tuning voltage for strong coupling case. From Fig. 3.7 it can be seen that with a detuning voltage from .185V to .737V, a +/-176 degrees of phase variation can be achieved. Therefore, to cover the whole phase range oscillators need to get detuned about 0.7V. This means phase variation is less sensitive to the cap variation and therefore the tuning voltage variation.



Figure 3.7: Phase variation versus tuning voltage for a phase modulator with a 100Ω coupling resistor.

A wider range of detuning voltage translates to more capacitance variations. Reducing coupling resistance reduces the sensitivity of phase versus cap variation (and therefore tuning voltage variation). This will be beneficial if an accurate control on the cap value is required. However, reducing the coupling resistance will result in a higher current consumption and increase the power consumption. Table. 3.1 compares the current consumption of the phase modulator with $1k\Omega$ and 100Ω .

Table 3.1: Comparison between current consumption of the phase modulator with $1k\Omega$ and 100Ω .

| | $\mathbf{R} = 1k\Omega$ | $R = 100\Omega$ |
|--------------------------|-------------------------|-----------------|
| Phase Range (degrees) | 344 | 351 |
| Current Consumption (mA) | 14.5 | 15.2 |

According to this table current consumption increases from 14.5mA to 15.2mA for using 100 Ω resistor instead of 1k Ω . This change is not a consider-

able increase in current consumption and will provide a finer capacitance control. So, if less sensitivity is highly desired, it can be achieved by paying a low price on current consumption. Also, not surprisingly, there is no meaningful phase range difference between these two cases. In the next chapter it will be discussed that how this increase in capacitance range can help with linearity

3.4 Comparison Between Techniques

In this section, Table. 3.2 presented to summarize the advantages and disadvantages of different techniques that has been reviewed and presented so far based on their required number of DACs, and whether time alignment is an issue for them. From Table. 3.2 it is clear that the presented design of independently detuned coupled oscillators phase modulator in this section has eliminated amplitude-to-RF and phase-to-RF time alignment challenge, while it only requires to use two DACs.

 Table 3.2:
 Comparison between different phase modulator techniques.

| Technique | # of DACs | Time Alignment |
|--|-----------|-----------------|
| Envelope Tracking | 2 | Challenge |
| Conventional Outphasing | 4 | Not a Challenge |
| Coupled Oscillators Outphasing | 2 | Challenge |
| Independent Coupled Oscillators Outphasing | 2 | Not a Challenge |

Acknowledgment

Blocks that are used in this modulator are adopted from [3]

Chapter 4

Outphasing Modulator with Digitally Voltage Controlled Oscillator

This chapter describes a proposed digitally voltage controlled oscillator (DVCO) to be utilized in the outphasing modulator. To implement the DVCO, varactor is replaced with a cap bank. In the following sections cap bank design is discussed step by step. First, the required cap bank range is studied. Then, cap bank resolution is decided based on linearity of the modulator. Finally, switches are designed to meet the varactor quality factor. At the end of this chapter, outphasing modulator performance is simulated with the designed cap bank. Similar to the previous chapter, this circuit is designed in a 45-nm CMOS SOI process.

4.1 Capacitance Range

To determine the demanded capacitance range, described VCO from previous chapter is used. Sweeping capacitance and monitoring frequency can define the required cap bank range. In this test one of the VCOs is locked to the external source and the other one is free running. Fig. 4.1 shows that for the free running oscillator S_1 , sweeping capacitor changes the oscillation frequency. However, in case of the locked oscillator S_2 , frequency remains similar to the external source over the locking range. Mapping this locking range into capacitance range defines the targeted range of cap bank in this design. As, Fig. 4.1 demonstrates a capacitance range of 1.1 pF to 2.3 pF is required.



Figure 4.1: Frequency of free running and locked oscillators versus capacitance.

Fig. 4.2 shows the phase variation for the locked S_2 and free running oscillators S_1 versus capacitance. Over the locking range, phase of the locked oscillator can be defined as a function of the capacitance.



Figure 4.2: Phase variation for locked and unlocked oscillators versus capacitance.

4.2 Number of Bits

Number of bits should be decided based on linearity since cap bank resolution affects the linearity of the modulator. Error Vector Magnitude (EVM) is a function of amplitude and phase error as shown below

$$EVM = \sqrt{\left(\frac{a}{2}\right)^2 + \left(\frac{\theta}{2}\right)^2} \tag{4.1}$$

where (a) is amplitude error and (θ) represents the phase error. In outphasing modulator since output vectors are constant envelope, only phase error will be relevant. Therefore, EVM equation will be simplified to $EVM = \frac{\theta}{2}$ which is only function of phase error. Phase resolution is a function of number of bits, so $\theta = \frac{2\pi}{2^N}$, where N is the number of bits, Table. 4.1 summarize the EVM versus number of bits.

| Table 4.1 : | EVM | versus | number | of | bits. |
|---------------|-----|--------|--------|----|-------|
| | | | | | |

| EVM | Number of bits |
|-----|----------------|
| 1% | 9 |
| 2% | 8 |
| 5% | 6 |
| 10% | 5 |
| 20% | 4 |

In this work an EVM of 2% is being considered and therefore an 8-bit cap bank is designed. Cap range and resolution will define the capacitor unit cells.

4.3 Quality Factor

Cap bank unit cells are metal-insulator-metal (MIM) cap which inherently has a higher quality factor compared to varactor. However, in cap bank, these MIM caps are placed in series with switch devices to form the cap bank and provide the control over the capacitance. Adding switches degrades the quality factor, but it can't become worse than quality factor of the original varactor. Series onresistance of these switches degrades the quality factor of cap bank. Increasing device sizes helps to reduce the series on-resistance. However, it increases the parasitic capacitance of the device as well, which leads to nonlinearity specially at higher data rates. In this design, our goal is to select device sizes to make sure quality factor of the cap bank is similar to quality factor of varactor that was designed and described in chapter two.

Fig. 4.3 shows the simulated quality factor of the varactor at operation frequency (5 GHz), that was used in the original design, versus tuning voltage. As Fig. 4.3 shows varactor has a quality factor of 87.



Figure 4.3: Simulated quality factor of varactor.

As it is mentioned earlier in this section quality factor of the MIM caps are higher than quality factor of the varactors. To quantify quality factor of MIM cap, a MIM cap with the value of the maximum required capacitance (2.3 pF) is simulated. Fig. 4.4 shows the simulation results over frequency. As it shows MIM cap has a quality factor of 880 at 5 GHz.



Figure 4.4: Simulated quality factor of 2.3 pF MIM cap.

To design for a cap bank that has quality factor similar to the Q of the varactor (87), parallel resistor should be calculated. From $Q = \frac{R_p}{X_P}$ where $X_p = \frac{1}{j\omega C}$, R_p can be calculated at total capacitance of 2.3 pF and 5 GHz frequency. To match the Q of varactor, it should be considered that some portion of the cap bank is fixed. In this case as it was mentioned before, given that capacitance range is 1.1 pF to 2.3 pF, 1.1 pF is fixed and only 1.2 pF is variable. Since cap bank is formed by placing a 1.1 pF MIM cap with a quality factor of 880 in parallel with the variable 1.2 pF capacitance, Q of the variable portion can be much lower than 87. To calculate the Q of the cap bank variable portion $(Q_{variable})$, it would be a fair assumption to consider the fixed portion ideal and pair R_p with $Q_{variable}$. Given that $Q_{variable} = \frac{R_p}{X_{P,variable}}$ where $X_{p,variable} = \frac{1}{\omega \times 1.2 pF}$, $Q_{variable}$ is equal to 45.

In the next step, maximum series resistance with the variable portion of the cap bank should be calculated $(R_{s,variable})$. From $R_{s,variable} = \frac{R_p}{(1+Q_{variable}^2)}$ and by substituting quality factor of the variable portion, $R_{s,variable}$ will be equal to 0.58 Ω . That means the on-resistance of the MSB bit should be limited to 1.2 Ω . Simulation results show that a switch device with finger width of 3 um and a total number of fingers of 4 and multiplicity of 32 provides a 1.2Ω on-resistance.

Fig. 4.5 shows the schematic of the designed 8-bit cap bank. Unit cells are scaled down from MSB to LSB.



Figure 4.5: Designed 8-bit cap bank.

Table. 4.2 mesmerizes the capacitor's sizes in the cap bank. To get the best matching, unit cells are the same across the cap bank and larger caps designed by adding more unit cells in parallel.

| Table 4.2 : | Cap | bank | series | capacitor | sizes. |
|--------------------|-----|------|--------|-----------|--------|
| Iubic iiz . | Cup | oun | 001100 | capacitor | 51200. |

| Bit | M | W[uM] | L[nM] | Unit - Cell - Cap[fF] | Total Cap [fF] |
|--------|-----|-------|-------|-----------------------|----------------|
| 7(MSB) | 128 | 2.9 | 3.43 | 5.46 | 698.9 |
| 6 | 64 | 2.9 | 3.43 | 5.46 | 349.5 |
| 5 | 32 | 2.9 | 3.43 | 5.46 | 174.72 |
| 4 | 16 | 2.9 | 3.43 | 5.46 | 87.36 |
| 3 | 8 | 2.9 | 3.43 | 5.46 | 43.68 |
| 2 | 4 | 2.9 | 3.43 | 5.46 | 21.84 |
| 1 | 2 | 2.9 | 3.43 | 5.46 | 10.92 |
| 0(LSB) | 1 | 2.9 | 3.43 | 5.46 | 5.46 |

Table. 4.3 summarizes the switch device sizes. MSB switch is designed to offer no more than 1.2Ω on-resistance, to guarantee a Q of grater than 87 which was available in the original varactor design.

| Bit | M | W[uM] | L[nM] | On Resistance Ω |
|--------|----|--------|-----------------|------------------------|
| 7(MSB) | 32 | 4x3 | 56 | 1.2 |
| 6 | 16 | 4x3 | 56 | 2.1 |
| 5 | 8 | 4x3 | 56 | 4 |
| 4 | 4 | 4x3 | 56 | 7.8 |
| 3 | 2 | 4x3 | 56 | 15.5 |
| 2 | 1 | 4x3 | 56 | 30.9 |
| 1 | 1 | 4x1.5 | 56 | 61.6 |
| 0(LSB) | 1 | 4x.750 | $\overline{56}$ | 123.1 |

Table 4.3: Cap bank switch sizes and on resistances.

Fig. 4.6 shows the simulated capacitance versus control bit. It shows that the cap bank covers the 1.15pF to 2.3pF range in a monotonic fashion.



Figure 4.6: Capacitance of the designed 8-bit cap bank versus bit.

Quality factor of the fixed and variable portion of the cap bank are shown in Fig. 4.7 and Fig. 4.8.



Figure 4.7: Quality factor of the fixed portion of the designed 8-bit cap bank versus bit.



Figure 4.8: Quality factor of the variable portion of the designed 8-bit cap bank versus bit.

Quality factor of the cap bank is the combination of the quality factor of the fixed and variable portion and Fig. 4.9 demonstrates the simulated quality factor of the cap bank versus bits. Fig. 4.9 shows that quality factor of the designed cap bank is better than 90 over the whole code range which is better than the 87 offered by the original varactor.



Figure 4.9: Quality factor of the designed 8-bit cap bank versus bit.

Now that cap bank is designed cap DNL can be captured from a 200-points Monte Calrlo simulation result as shown in Fig. 4.10. Cap DNL shows cap steps as cap bank code changes from 0 to 255. Fig. 4.10 shows that MSB has the maximum error since it has the maximum cap variation. Maximum cap error is 20 times larger than capacitance LSB=5.46 fF.



Figure 4.10: Cap DNL versus cap bank code.

4.4 DVCO Simulation Results

At this step cap bank is incorporated into the oscillator, and Fig. 4.11 demonstrates schematic of the designed oscillator using an 8-bit cap bank. This way there wont be a need for external DAC anymore.



Figure 4.11: Digitally voltage controlled oscillator with 8-bit cap bank.

To evaluate the performance of the phase modulator with cap bank, one of the oscillators is tied to the external source while the other one is free running. In this case, oscillator 1 is on free running mode. So, as shown in Fig. 4.12 frequency of oscillator 1 is changing versus the code number. On the other side, oscillator 2 is locked to the external source so, it's frequency is fixed and equal to the external source. Fig. 4.12 shows the frequency versus cap bank code.

It can be seen that changing the cap bank code results in a change in frequency for the free running oscillator from 4.2 GHz to 5.6 GHz, whereas the one locked to the external source has a fixed frequency. Instead, as it was discussed in previous chapter, it is expected that phase of the locked oscillator should change



Figure 4.12: Frequency of the locked and free running oscillators versus cap bank code.

as cap bank code is changing. This is shown in Fig. 4.13. Phase of the locked oscillator covers the range of +/-166 degrees which means 336 degrees of phase coverage, whereas the free running oscillator represents a random phase.



Figure 4.13: Phase of the locked and free running oscillators versus bit.

At the end, to demonstrate the performance under mission mode, previous simulations are repeated when both oscillators are locked to the external source, and they are differentially detuned. Fig. 4.14 shows the output phase of both



channels when oscillators are detuned differentially.

Figure 4.14: Phase of the locked oscillators versus cap bank code.

Finally, after capturing the phase simulation results Fig. 4.15 shows the phase DNL from a 200-points Monte Calrlo simulation result that captures phase steps as cap bank code changes from 0 to 255. Phase DNL result shows that MSB has the maximum error since it has the maximum cap variation. Maximum phase error is 20 times larger than phase LSB=1.4.



Figure 4.15: Phase DNL versus cap bank code.

4.5 Acknowledgment

For the phase modulator presented in this chapter, cap bank is designed and the rest of the oscillator is adopted from [3] with modification.

Chapter 5

Conclusions

This thesis presents the analysis, design and simulation results in the area of injection locking phase modulators for x-band wireless communication. First, previous techniques for efficiency improvement such as envelope tracking and outphasing are reviewed. It has been discussed that in envelope tracking scheme, two DACs are required. One for envelope information and another one for phase. It should be considered that these two information have two different baseband-to-RF paths and therefore amplitude-to-RF and phase-to-RF time alignment remains a challenge. On the other side in a conventional outphasing modulator amplitudeto-RF and phase-to-RF are inherently time aligned. The reason is that there are four independent signals and bounding them in two pairs, forms the outphasing angles. While there is no need for additional steps to have time aligned signals, the fact that there are going to be four signals, imposes having four DACs in system. Later it has been discussed that how to overcome this trade-off.

Second, an outphasing modulator based on injection locking coupled oscillators is presented. In this system there are three oscillators coupled to each other to form a phase modulator. Center oscillator is locked to the external source. phase information is injected to the center oscillator as a common mode signal that rotate all the oscillators in the same direction. Amplitude information detunes the edge oscillators differentially to form the two outphasing vectors with appropriate outphasing angle between them. This approach requires two DACs but amplitude-to-RF and phase-to-RF time alignment remains a challenge. Then, it was proposed that tuning edge oscillators independently could land the outphasing vectors at their final angles $\theta + \phi$ and $\theta - \phi$. In this case there is only a need for two DACs and amplitude-to-RF and phase-to-RF time alignment has been taken cared of. This is the advantage of the proposed structure over previous generation [3].

Finally, varactor is replaced with an 8-bit cap bank in oscillator to implement the digitally controlled oscillator. As a result there wont be a need for external DACs and this design still benefits from the amplitude-to-RF and phaseto-RF time alignment. Cap bank is designed to cover the required capacitance range for the phase modulation as well as to meet the quality factor of the varactor that was being used in the previous generation. All the circuits presented here are designed in 45-nm CMOS SOI.

Bibliography

- F. Wang, D. Kimball, D. Lie, P. Asbeck, and L. Larson, "A monolithic highefficiency 2.4-ghz 20-dbm sige bicmos envelope-tracking ofdm power amplifier," *Solid-State Circuits, IEEE Journal of*, vol. 42, no. 6, pp. 1271–1281, June 2007.
- [2] W. Tai, H. Xu, A. Ravi, H. Lakdawala, O. Bochobza-Degani, L. Carley, and Y. Palaskas, "A transformer-combined 31.5 dBm outphasing power amplifier in 45 nm LP CMOS with dynamic power control for back-off power efficiency enhancement," *Solid-State Circuits, IEEE Journal of*, vol. 47, no. 7, pp. 1646– 1658, July 2012.
- [3] M. Mehrjoo and J. Buckwalter, "A microwave injection-locking outphasing modulator with 30dB dynamic range and 22% system efficiency in 45nm CMOS SOI," in 2016 IEEE International Solid-State Circuits Conference (ISSCC), Jan 2016, pp. 244–245.
- [4] M. S. Mehrjoo, S. Zihir, G. M. Rebeiz, and J. F. Buckwalter, "A 1.1-Gbit/s 10-GHz outphasing modulator with 23-dBm output power and 60-dB dynamic range in 45-nm CMOS SOI," *IEEE Transactions on Microwave Theory and Techniques*, vol. 63, no. 7, pp. 2289–2300, July 2015.
- [5] J. Comeau, M. Morton, W.-M. Kuo, T. Thrivikraman, J. Andrews, C. Grens, J. Cressler, J. Papapolymerou, and M. Mitchell, "A silicon-germanium receiver for x-band transmit/receive radar modules," *Solid-State Circuits, IEEE Journal of*, vol. 43, no. 9, pp. 1889–1896, Sept 2008.
- [6] J. Choi, D. Kang, D. Kim, and B. Kim, "Optimized envelope tracking operation of doherty power amplifier for high efficiency over an extended dynamic range," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 57, no. 6, pp. 1508–1515, June 2009.
- [7] C. Yu and A. Zhu, "A single envelope modulator-based envelope-tracking structure for multiple-input and multiple-output wireless transmitters," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 60, no. 10, pp. 3317–3327, Oct 2012.

- [8] R. Wu, Y.-T. Liu, J. Lopez, C. Schecht, Y. Li, and D. Lie, "High-efficiency silicon-based envelope-tracking power amplifier design with envelope shaping for broadband wireless applications," *Solid-State Circuits, IEEE Journal of*, vol. 48, no. 9, pp. 2030–2040, Sept 2013.
- [9] D. Kimball, J. Jeong, C. Hsia, P. Draxler, S. Lanfranco, W. Nagy, K. Linthicum, L. Larson, and P. Asbeck, "High-efficiency envelope-tracking w-cdma base-station amplifier using gan hfets," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 54, no. 11, pp. 3848–3856, Nov 2006.
- [10] C. Hsia, A. Zhu, J. Yan, P. Draxler, D. Kimball, S. Lanfranco, and P. Asbeck, "Digitally assisted dual-switch high-efficiency envelope amplifier for envelopetracking base-station power amplifiers," *Microwave Theory and Techniques*, *IEEE Transactions on*, vol. 59, no. 11, pp. 2943–2952, Nov 2011.
- [11] J. H. Kim, G. D. Jo, J. H. Oh, Y.-H. Kim, K. C. Lee, J. H. Jung, and C.-S. Park, "High-efficiency envelope-tracking transmitter with optimized class-f1 amplifier and 2-bit envelope amplifier for 3g lte base station," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 59, no. 6, pp. 1610–1621, June 2011.
- [12] Y. Li, J. Lopez, P.-H. Wu, W. Hu, R. Wu, and D. Lie, "A sige envelopetracking power amplifier with an integrated cmos envelope modulator for mobile wimax/3gpp lte transmitters," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 59, no. 10, pp. 2525–2536, Oct 2011.
- [13] M. Elliott, T. Montalvo, B. Jeffries, F. Murden, J. Strange, A. Hill, S. Nandipaku, and J. Harrebek, "A polar modulator transmitter for GSM/EDGE," *IEEE J. Solid-State Circuits*, vol. 39, no. 12, pp. 2190–2199, Dec 2004.
- [14] P. Reynaert and M. Steyaert, "A 1.75-GHz polar modulated CMOS RF power amplifier for GSM-EDGE," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2598–2608, Dec 2005.
- [15] J. Choi, D. Kim, D. Kang, and B. Kim, "A polar transmitter with CMOS programmable hysteretic-controlled hybrid switching supply modulator for multistandard applications," *IEEE Trans. Microw. Theory Techn.*, vol. 57, no. 7, pp. 1675–1686, July 2009.
- [16] J. Yan, C. Presti, D. Kimball, Y.-P. Hong, C. Hsia, P. Asbeck, and J. Schellenberg, "Efficiency enhancement of mm-wave power amplifiers using envelope tracking," *Microwave and Wireless Components Letters, IEEE*, vol. 21, no. 3, pp. 157–159, March 2011.
- [17] D. Kim, D. Kang, J. Kim, Y. Cho, and B. Kim, "Highly efficient dual-switch hybrid switching supply modulator for envelope tracking power amplifier,"

Microwave and Wireless Components Letters, IEEE, vol. 22, no. 6, pp. 285–287, June 2012.

- [18] M. S. Mehrjoo, "Microwave, wideband outphasing modulators in silicon integrated circuit technology," Ph.D. dissertation, UNIVERSITY OF CALIFOR-NIA, SAN DIEGO, 2015.
- [19] H. Chireix, "High power outphasing modulation," Proc. IRE, vol. 23, no. 11, pp. 1370–1392, Nov 1935.
- [20] H. Xu, Y. Palaskas, A. Ravi, M. Sajadieh, M. El-Tanani, and K. Soumyanath, "A flip-chip-packaged 25.3 dbm class-d outphasing power amplifier in 32 nm cmos for wlan application," *Solid-State Circuits, IEEE Journal of*, vol. 46, no. 7, pp. 1596–1605, July 2011.
- [21] J. Qureshi, M. Pelk, M. Marchetti, W. Neo, J. Gajadharsing, M. van der Heijden, and L. de Vreede, "A 90-w peak power gan outphasing amplifier with optimum input signal conditioning," *Microwave Theory and Techniques*, *IEEE Transactions on*, vol. 57, no. 8, pp. 1925–1935, Aug 2009.
- [22] P. Landin, J. Fritzin, W. Van Moer, M. Isaksson, and A. Alvandpour, "Modeling and digital predistortion of class-d outphasing rf power amplifiers," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 60, no. 6, pp. 1907–1915, June 2012.
- [23] D. Calvillo-Cortes, M. van der Heijden, M. Acar, M. de Langen, R. Wesson, F. van Rijs, and L. de Vreede, "A package-integrated chireix outphasing rf switch-mode high-power amplifier," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 61, no. 10, pp. 3721–3732, Oct 2013.
- [24] S. Moloudi and A. Abidi, "The outphasing RF power amplifier: A comprehensive analysis and a class-B CMOS realization," *Solid-State Circuits, IEEE Journal of*, vol. 48, no. 6, pp. 1357–1369, June 2013.
- [25] A. Huttunen and R. Kaunisto, "A 20-w chireix outphasing transmitter for wcdma base stations," *Microwave Theory and Techniques, IEEE Transactions* on, vol. 55, no. 12, pp. 2709–2718, Dec 2007.
- [26] A. Birafane and A. Kouki, "On the linearity and efficiency of outphasing microwave amplifiers," *Microwave Theory and Techniques, IEEE Transactions* on, vol. 52, no. 7, pp. 1702–1708, July 2004.
- [27] M. El-Asmar, A. Birafane, M. Helaoui, A. Kouki, and F. Ghannouchi, "Analytical design methodology of outphasing amplification systems using a new simplified chireix combiner model," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 60, no. 6, pp. 1886–1895, June 2012.

- [28] A. Birafane and A. Kouki, "Phase-only predistortion for linc amplifiers with chireix-outphasing combiners," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 53, no. 6, pp. 2240–2250, June 2005.
- [29] Y. Zhou and M.-W. Chia, "A novel alternating and outphasing modulator for wireless transmitter," *Microwave Theory and Techniques, IEEE Transactions* on, vol. 58, no. 2, pp. 324–330, Feb 2010.
- [30] P. Godoy, D. Perreault, and J. Dawson, "Outphasing energy recovery amplifier with resistance compression for improved efficiency," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 57, no. 12, pp. 2895–2906, Dec 2009.
- [31] R. Langridge, T. Thornton, P. Asbeck, and L. Larson, "A power re-use technique for improved efficiency of outphasing microwave power amplifiers," *Mi*crowave Theory and Techniques, IEEE Transactions on, vol. 47, no. 8, pp. 1467–1470, Aug 1999.
- [32] Y. Li, Z. Li, O. Uyar, Y. Avniel, A. Megretski, and V. Stojanovic, "Highthroughput signal component separator for asymmetric multi-level outphasing power amplifiers," *Solid-State Circuits, IEEE Journal of*, vol. 48, no. 2, pp. 369–380, Feb 2013.
- [33] I. Hakala, D. Choi, L. Gharavi, N. Kajakine, J. Koskela, and R. Kaunisto, "A 2.14-GHz Chireix outphasing transmitter," *IEEE Trans. Microw. Theory Techn.*, vol. 53, no. 6, pp. 2129–2138, June 2005.
- [34] P. Godoy, S. Chung, T. Barton, D. Perreault, and J. Dawson, "A 2.4-GHz, 27-dBm asymmetric multilevel outphasing power amplifier in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2372–2384, Oct 2012.
- [35] N. Singhal, H. Zhang, and S. Pamarti, "A zero-voltage-switching contourbased outphasing power amplifier," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 60, no. 6, pp. 1896–1906, June 2012.
- [36] N. Singhal, N. Nidhi, A. Ghosh, and S. Pamarti, "A 19 dbm 0.13 um cmos parallel class-e switching pa with minimal efficiency degradation under 6 db back-off," in *Radio Frequency Integrated Circuits Symposium (RFIC)*, 2011 *IEEE*, June 2011, pp. 1–4.
- [37] N. Singhal, N. Nidhi, and S. Pamarti, "A power amplifier with minimal efficiency degradation under back-off," in *Circuits and Systems (ISCAS)*, Proceedings of 2010 IEEE International Symposium on, May 2010, pp. 1851–1854.
- [38] N. Singhal, N. Nidhi, R. Patel, and S. Pamarti, "A zero-voltage-switching contour-based power amplifier with minimal efficiency degradation under back-off," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 59, no. 6, pp. 1589–1598, June 2011.

- [39] L. E. L. X. Zhang and P. M. Asbeck, Design of Linear RF Outphasing Power Amplifier. Artech House, 2003.
- [40] J. Yao and S. Long, "Power amplifier selection for linc applications," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 53, no. 8, pp. 763–767, Aug 2006.
- [41] B. Shi and L. Sundstroom, "Investigation of a highly efficient linc amplifier topology," in Vehicular Technology Conference, 2001. VTC 2001 Fall. IEEE VTS 54th, vol. 2, 2001, pp. 1215–1219 vol.2.
- [42] R. Adler, "A study of locking phenomena in oscillators," Proceedings of the IEEE, vol. 61, no. 10, pp. 1380 – 1385, oct. 1973.
- [43] P. Liao and R. York, "A new phase-shifterless beam-scanning technique using arrays of coupled oscillators," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 41, no. 10, pp. 1810–1815, 1993.
- [44] B. Razavi, "A study of injection locking and pulling in oscillators," IEEE Journal of Solid-State Circuits, vol. 39, no. 9, pp. 1415–1424, 2004.
- [45] A. Alexanian, H.-C. Chang, and R. A. York, "Enhanced scanning range of coupled oscillator arrays utilizing frequency multipliers," in Antennas and Propagation Society International Symposium, 1995. AP-S. Digest, vol. 2. IEEE, 1995, pp. 1308–1310.
- [46] H.-C. Chang, X. Cao, U. K. Mishra, and R. A. York, "Phase noise in coupled oscillators: theory and experiment," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 45, no. 5, pp. 604–615, 1997.
- [47] J.-J. Hung, T. Hancock, and G. Rebeiz, "High-power high-efficiency SiGe Ku- and Ka-band balanced frequency doublers," *Microwave Theory and Techniques, IEEE Transactions on*, vol. 53, no. 2, pp. 754–761, feb. 2005.
- [48] I. Bashir, R. B. Staszewski, and P. T. Balsara, "A digitally controlled injection-locked oscillator with fine frequency resolution," *IEEE Journal of Solid-State Circuits*, vol. 51, no. 6, pp. 1347–1360, June 2016.
- [49] W. Wu, J. R. Long, and R. B. Staszewski, "High-resolution millimeter-wave digitally controlled oscillators with reconfigurable passive resonators," *IEEE Journal of Solid-State Circuits*, vol. 48, no. 11, pp. 2785–2794, Nov 2013.
- [50] R. B. Staszewski, C.-M. Hung, N. Barton, M.-C. Lee, and D. Leipold, "A digitally controlled oscillator in a 90 nm digital cmos process for mobile phones," *IEEE Journal of Solid-State Circuits*, vol. 40, no. 11, pp. 2203–2211, Nov 2005.