

UC Berkeley

UC Berkeley Electronic Theses and Dissertations

Title

Device Physics and Material Properties of Two-Dimensional Semiconductors

Permalink

<https://escholarship.org/uc/item/9qz48186>

Author

Desai, Sujay Bharat

Publication Date

2018

Peer reviewed|Thesis/dissertation

Device Physics and Material Properties of Two-Dimensional Semiconductors

By

Sujay Bharat Desai

A dissertation submitted in partial satisfaction of the

requirements for the degree of

Doctor of Philosophy

in

Engineering – Electrical Engineering and Computer Sciences

in the

Graduate Division

of the

University of California, Berkeley

Committee in charge:

Professor Ali Javey, Chair
Professor Junqiao Wu
Professor Tsu-Jae King Liu
Professor Jeffrey Bokor

Spring 2018

Copyright © 2018, by Sujay Bharat Desai

All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

Abstract

Device Physics and Material Properties of Two-Dimensional Semiconductors

by

Sujay Bharat Desai

Doctor of Philosophy in Electrical Engineering and Computer Sciences

University of California, Berkeley

Professor Ali Javey, Chair

Device architecture and materials innovations have enabled transistor scaling for the last several decades, boosting the performance of electronics, increasing the speed of communication and computational systems, lowering power consumption and reducing costs per operation. Two-dimensional (2D) materials have gained tremendous attention in the last decade, after the discovery of graphene which has exceptional properties like high carrier mobility, ultra-thin van der Waals connected layers (~ 0.3 nm thick), high tensile strength, etc.

Transition metal dichalcogenides (TMDs) are a family of 2D materials similar to graphene, with an important difference, many of them have an electronic bandgap. Some examples like MoS₂ and WS₂ are also direct-band gap materials at the monolayer limit (~ 0.7 nm thick). The impressive electronic and optical properties along with their ultra-thin nature, have made them potential candidates for use in future electronics and optoelectronic applications, along with other nanomaterials like carbon nanotubes.

Device physics and the electronic and optical properties of two-dimensional semiconductors are investigated in this thesis, with emphasis on TMDs. The first chapter presents an outline of the thesis and introduces 2D materials. Chapter 2 investigates the electronic properties of TMDs with focus on applications in sub-5 nm gate length transistors for low-power applications. MoS₂ channel transistors with 1-nm long carbon nanotube (CNT) gate electrodes are experimentally demonstrated, showing good On/Off current ratio of $\sim 10^6$ and good subthreshold swing of ~ 65 mV/decade. The electrostatics of the transistors are investigated using simulations which demonstrate an effective channel length of ~ 1 nm in the On state and ~ 4 nm in the Off state.

Chapter 3 considers the impact of an atomic-scale gate on the performance of nanoscale transistors, for example 2D materials like graphene and metallic TMDs like WTe₂, and 1D gates like graphene nanoribbons (GNRs) and CNTs. As the size of gates approaches atomic-limits, the low electronic density of states (DOS) in the gate limits the channel charge and thus the drain current. In addition, the gate DOS can be engineered to achieve a desired shape for the transfer characteristics of a transistor. The effect of gate quantum capacitance on nanoscale transistors is experimentally demonstrated, with the observation of room-temperature quantization features in CNT gated ultra-thin silicon-on-insulator (SOI) transistors (~ 3 nm thick SOI layer), which can be correlated to the Van Hove singularities in the 1D DOS of the CNT gate.

Strain engineering is an important tool used to boost mobility of carriers and enhance the performance of transistors. In chapter 4, the evolution of the electronic band structure of multilayer WSe₂ as a function of uniaxial tensile strain is investigated using photoluminescence and Raman spectroscopy. A strain induced indirect to direct bandgap transition is observed in multilayer WSe₂ with a ~ 35 x increase in photoluminescence in bilayer WSe₂.

Chapter 5 focuses on a materials processing technique to selectively obtain large area monolayer 2D materials preferentially, with high yield. A gold mediated exfoliation technique is developed to selectively transfer monolayer 2D materials onto arbitrary substrates. A gold layer deposited on top of a 2D material crystal induces strain in the top-most monolayer, resulting in a reduction of the van der Waals coupling strength of the top-most monolayer with the bulk crystal. This enables the selective peeling of the top most monolayer with high predictability and large size. The monolayers obtained, for the specific examples of TMDs were characterized using electrical device, AFM and XPS measurements, and photoluminescence and Raman spectroscopy.

The next two chapters discuss the device physics and analysis of 2D materials based devices in the context of large-area and bright light emitting monolayer devices, and lateral 2D heterostructures, using simulations and analytical modeling. A new scheme for operating light emitting devices is discussed in chapter 6. Monolayer TMD devices on insulating substrates are operated with pulsed gate voltages resulting in transient electroluminescence. The emission mechanism, generation of bipolar carrier concentration and calculation of device efficiency are discussed in detail. The light output is independent of contact barrier height and the pulsed gating technique may be useful especially for materials which are difficult to dope p, and n type, for example wide bandgap semiconductors. Finally, the monolayers absorb only ~ 10% of visible light and can be used for large area transparent displays.

Chapter 7 discusses the device physics of lateral 2D heterostructures considering the specific case of monolayer-few layer MoS₂. Using device simulations, with Kelvin Force Probe microscopy and photocurrent measurements, it is shown that a type-I heterostructure exists at the interface. Lateral 2D heterostructures by thickness modulation offer a unique way to obtain atomically sharp heterostructures with potential applications in optoelectronic devices like photodetectors. Chapter 8 presents the main conclusions of the thesis, and presents an outlook into the future of two-dimensional semiconductors.

To
my parents, my sister,
my friends and my mentors

Table of Contents

Chapter 1: Introduction	1
1.1 Transistor scaling and materials innovation.....	1
1.2 2D materials at the scaling limit of physical gate length	3
1.3 Effect of gate quantum capacitance in nanoscale transistors	5
1.4 Strain Engineering of 2D materials.....	5
1.5 Large-area monolayer exfoliation of 2D materials	7
1.6 Simulation and modeling of 2D materials based devices	7
Chapter 2: MoS₂ Transistors with 1-Nanometer Gate Lengths	9
2.1 Direct source-to-drain tunneling and short channel effects	9
2.2 Device structure and electrical characterization.....	11
2.3 Simulation results and electrostatics	14
2.4 Channel thickness dependence.....	14
2.5 Supporting Information.....	16
Chapter 3: Gate Quantum Capacitance Effects in Nanoscale Transistors	31
3.1 Introduction	31
3.2 Analytical electrostatics model	32
3.3 Carbon nanotube gated ultra-thin silicon-on-insulator transistors	35
3.4 Conclusion.....	38
3.5 Methods.....	38
3.6 Supporting Information.....	41
Chapter 4: Strain Induced Indirect to Direct Bandgap Transition in Few-Layer WSe₂.....	52
4.1 Introduction	52
4.2 Uniaxial tensile strain in bilayer WSe ₂	53
4.3 Raman spectroscopy and photoluminescence enhancement.....	54
4.4 Density functional theory calculations.....	55
4.5 Photoluminescence amplification factor model	56
4.6 Mono, tri and quad layer WSe ₂ strain	58
4.7 Supporting information	60

Chapter 5: Gold Mediated Exfoliation of Ultra Large Optoelectronically Perfect Monolayers	69
5.1 Introduction	69
5.2 Gold-mediated exfoliation technique	69
5.3 XPS characterization of gold-exfoliated MoS ₂	71
5.4 Optical characterization of gold-exfoliated MoS ₂	72
5.5 Electrical characterization of gold-exfoliated MoS ₂	73
5.6 Experimental Section	75
5.7 Supporting Information	77
Chapter 6: Large-area and bright pulsed electroluminescence in monolayer semiconductors.....	82
6.1 Introduction	82
6.2 Operation and device structure of the t-EL device.....	83
6.3 Carrier injection and light emission mechanism.	84
6.4 Schottky barrier height and gate-voltage dependence.....	85
6.5 Device Simulations	88
6.6 Supplementary Figures.....	89
6.7 Supplementary Notes	106
Chapter 7: MoS₂ Heterojunctions by Thickness Modulation.....	111
7.1 Introduction	111
7.2 Band offset extraction at the monolayer-multilayer MoS ₂ junction	112
7.3 Photoresponse at the monolayer-multilayer MoS ₂ junction.....	113
7.4 Device Modeling	115
7.5 Conclusion.....	117
Chapter 8: Conclusion and outlook	121

Acknowledgements

I wish to thank Prof. Javey, for his advice, support, guidance and vision, and for giving me a position in his lab. He was instrumental in shaping my approach to tackling tough problems. I thank him for many of the skills I developed during my PhD, like project management, finding new research directions and critical thinking. His questions pushed me to think deep and come up with the best, robust, yet simplistic explanations for everything. I will always be grateful to him, for giving me this chance to do my PhD at UC Berkeley.

I wish to thank Prof. Tsu-Jae King Liu, Prof. Junqiao Wu and Prof. Jeffrey Bokor for being on my dissertation and qualifying exam committees. Thank you to Prof. King for your encouragement and inspiration throughout my PhD. I want to thank Prof. Joel Ager, Prof. Philip Wong of Stanford, Prof. Jing Guo of University of Florida, Prof. Chenming Hu, Prof. Ming Wu, Prof. Daryl Chrzan and Prof. Moon Kim of UT Dallas for their collaboration and their guidance.

I want to thank my mentors Prof. Hui Fang, and Prof. Rehan Kapadia who taught me everything about semiconductor fabrication in my first year. Hui's attitude of paying attention to details, performing and planning experiments methodically, seeped into me, defining the way I did research during the rest of my PhD. Rehan's unlimited enthusiasm and energy for research and his hard-working attitude were infectious. I thank him for teaching me a lot of things during my first year. I consider myself extremely lucky to have them as my mentors.

I would not have achieved anything without my esteemed peers and lab members. I cannot count the number of interactions I have had with Dr. Angada Sachid, Surabhi Madhvapathy, Dr. Mahmut Tosun, Dr. Hossain Fahad, Dr. Kevin Chen, Mark Hettick, Prof. Daisuke Kiriya and Dr. Steven Chuang. Thank you for training me and your collaboration, and for the extremely productive brainstorming sessions and for all your help with experiments. Thank you to Surabhi, Angada and Mahmut, you were great project partners and a joy to work with. Surabhi, you defied the meaning of an undergraduate student and were like a seasoned researcher. Thank you for all your help and time during my PhD, with the innumerable experiments throughout your time here.

Also thanks to Juan-Pablo Llinas (JP) for all your help especially during crunch time and Gregory Pitner for helping me with carbon nanotube growth. Thank you to the graduate students in Javey lab, Chunsong Zhao, George Zhang and Hyungjin Kim, it was fun to work with you. Thanks to my mentees, Theodor Lundberg and Tsegereda Esatu, I know you both will do awesome. I would also like to thank the Berkeley Nanolab and the staff. I wish to thank all my friends for their continuous support and encouragement, allowing me to traverse through the ups and downs of PhD. I could not have made it without you all.

Lastly, I wish to thank my parents and my sister, for all their sacrifices, encouragement, love, unwavering support and trust in my abilities and my choices. Thank you for letting me pursue my dreams and making them your own. There are no words which can justify your contribution to my PhD. This thesis is dedicated to you.

Introduction

1.1 Transistor scaling and materials innovation

Moore's law and transistor scaling have been the backbone of the semiconductor industry for the last several decades. Transistor sizes have been continuously scaled down, enabling us to pack more of them per unit area of a silicon die. It has led to a boost in performance of electronics, increased communication speeds, and enabled devices which are more energy efficient and also cheaper per unit operation. It has enabled many technological advancements we see today, like supercomputers, data-centers, cloud-storage and smartphones (figure 1). Throughout this time period, the transistor architecture has steadily changed and the number of materials and elements used to create an integrated circuit have steadily increased. Strain engineering of silicon to enhance electron and hole mobility in transistors and the replacement of SiO₂ gate oxide with high-k dielectrics along with the transition to 3D FinFET transistors were the monumental changes in the last two decades.




Figure 1: Electronics applications as a function of power consumption versus performance

As transistor scaling continues, it is becoming increasingly difficult to scale the transistors without impacting performance. Short channel effects, and direct source-to-drain tunneling in the sub-5 nm gate length regime, along processing related challenges remain the main roadblocks for Moore's law to continue. As part of the search for possible solutions to continue improving the performance of electronics and optoelectronics devices, two-dimensional (2D) materials have gained tremendous attention in the last decade, primarily after the discovery of graphene which

¹ M. Bohr, Intel Development Forum 2014

has exceptional properties like high carrier mobility, ultra-thin van der Waals connected layers (~ 0.3 nm thick), high tensile strength, etc. Transition metal dichalcogenides (TMDs) are a family of 2D materials similar to graphene. They are layered and many of them have a large bandgap. Some examples like MoS₂ and WS₂ are also direct-band gap materials at the monolayer limit (~ 0.7 nm thick). The impressive electronic and optical properties along with their ultra-thin nature, have made them potential candidates for use in future electronics and optoelectronic applications, similar to other nanomaterials like carbon nanotubes. This thesis investigates the device physics and the electronic and optical properties of two-dimensional semiconductors, with emphasis on TMDs (figure 2).




Figure 2: Thesis outline, highlighting the main projects and results, with emphasis on device physics and materials properties of 2D semiconductors. Numbering refers to the chapter numbers.

1.2 2D materials at the scaling limit of physical gate length

As transistors are scaled down, device architectures deviating from the bulk-planar MOSFET, for example FinFETs and ultra-thin body transistors perform better because of the better electrostatic control of the gate over the channel charge. However, when all the components of a transistor including the channel thickness are scaled down, surface roughness becomes an increasingly important factor, especially for 3D materials like Si. It is not possible to achieve atomically smooth silicon at thicknesses on the atomic scale, which is required for the ultimate scaled transistors. The surface roughness in channel would translate to variations in material properties along the channel, for example bandgap and mobility, and the presence of dangling bonds would degrade the performance of the device (figure 3).




Figure 3: Schematic of an ultra-thin channel transistor, emphasizing important factors to consider with device scaling, for example, coupling of channel with drain and surface roughness of channel

The dielectric constant of the channel is also an important factor in determining the level of short channel effects in a transistor. A low in-plane dielectric constant would help reduce the capacitive coupling to the drain and thus yield a lower characteristic length which would help scale the physical gate length. At the same time, a higher dielectric constant out-of-plane would help increase the capacitive coupling to the gate and aid in reducing the short channel effects further. In the sub-5 nm gate length regime, direct source to drain tunneling is predicted especially for low effective mass materials like Si (figure 4). A large band gap, low in-plane dielectric constant and larger carrier effective mass are all important in mitigating direct source to drain tunneling.





Figure 4: Schematic representation of current components at different gate lengths. At short gate lengths, direct source to drain tunneling which is undesirable becomes significant



A. Kis, talk at FED workshop, 25 Mar 2013

P. Zhao, S. Desai, et. al., *IEDM* 2015

Figure 5: Schematic of TMD crystal structure and energy band alignment for some 2D layered materials relative to silicon


Relative to silicon, TMDs have uniform atomic scale thickness (example MoS₂ monolayer is ~ 0.7 nm thick), higher effective mass of carriers ($0.55 m_0$ for MoS₂ compared to $0.19 m_0$ for silicon), larger bandgaps (MoS₂ monolayer ~ 1.85 eV, MoS₂ bilayer ~ 1.5 eV) and lower in-plane dielectric constants (~ 4 for MoS₂) (figure 5). These electronic and material properties make these materials very interesting for applications in transistors at the scaling limits of gate length.

Chapter 2 investigates the electronic properties of TMDs with focus on applications in sub-5 nm gate length transistors for low-power applications. MoS₂ channel transistors with 1-nm long carbon nanotube (CNT) gate electrodes are experimentally demonstrated, showing good On/Off current ratio of $\sim 10^6$ and good subthreshold swing of ~ 65 mV/decade. The electrostatics of the transistors are investigated using simulations which demonstrate an effective channel length of ~ 1 nm in the On state and ~ 4 nm in the Off state.

1.3 Effect of gate quantum capacitance in nanoscale transistors

Chapter 3 considers the impact of an atomic-scale gate on the performance of nanoscale transistors, for example 2D materials like graphene and metallic TMDs like WTe_2 , and 1D gates like graphene nanoribbons (GNRs) and CNTs. As the size of gates approaches atomic-limits, the low electronic density of states (DOS) in the gate limits the channel charge and thus the drain current. In addition, the gate DOS can be engineered to achieve a desired shape for the transfer characteristics of a transistor. The effect of gate quantum capacitance on nanoscale transistors is experimentally demonstrated for the first time, with the observation of room-temperature quantization features in CNT gated ultra-thin silicon-on-insulator (SOI) transistors (~ 3 nm thick SOI layer), which can be correlated to the Van Hove singularities in the 1D DOS of the CNT gate.

1.4 Strain Engineering of 2D materials



Nayak, D. K.; Appl. Phys. Lett. 1994, 64 (19)

Cheng, T.-H.; Appl. Phys. Lett. 2010, 96 (211108)

Figure 6: Applications of strain engineering in materials: Enhancement of carrier mobility in silicon and photoluminescence enhancement in germanium

Strain engineering is an important tool used to boost mobility of carriers and enhance the performance of transistors (figure 6). TMDs like MoS_2 , WSe_2 and WS_2 are direct bandgap materials at the monolayer limit. However, thicker layers of these materials, from bilayer to bulk are indirect bandgap in nature (figure 7). For applications like solar cells and photodetectors, thicker direct bandgap materials are preferred, so that maximum amount of light can be absorbed in the material.




Figure 7: Photoluminescence of WSe₂ as a function of layer thickness (Tonndorf, P; R. Opt. Expr. 2013, 21 (4), 4908–4916)

In chapter 4, the evolution of the electronic band structure of multilayer WSe₂ as a function of uniaxial tensile strain is investigated using photoluminescence and Raman spectroscopy. A strain induced indirect to direct bandgap transition is observed in multilayer WSe₂ with a ~ 35 x increase in photoluminescence in bilayer WSe₂. The motivation to study the impact of strain on multilayer WSe₂ was the relatively small difference between the indirect and direct band gap energies in multilayer WSe₂, relative to other TMDs like MoS₂. For example, the difference between the indirect and direct bandgap is ~ 300 meV for bilayer MoS₂, as compared to only 40 meV for bilayer WSe₂ (figure 8).






Figure 8: Evolution of the direct and indirect bandgap energies in WSe₂ as a function of layer thickness (Sahin, H.; Phys. Rev. B: Condens. Matter Mater. Phys. 2013, 87 (16), 165409)

1.5 Large-area monolayer exfoliation of 2D materials

Top down: Tape exfoliation method



Bottom Up: Chemical Vapor Deposition



DOI: [10.1039/C5TA00252D](https://doi.org/10.1039/C5TA00252D) (Review Article) *J. Mater. Chem. A*, 2015, **3**, 11700-11715

Nature **520**, 656-660, (30 April 2015)

Figure 9: Common ways to obtain monolayer TMDs, mechanical exfoliation and chemical vapor deposition

Scotch tape exfoliation from bulk crystals, a technique used first to obtain monolayer graphene is one of the easiest techniques to obtain monolayer TMDs. However, the samples obtained using the mechanical tape exfoliation method, are of random thickness, monolayers and few layers are obtained with very low yield and the size of the obtained flakes is typically very small $\sim 5 \mu\text{m}$. Another way to obtain monolayer TMDs is by bottom up synthesis using techniques like chemical vapor deposition. However the quality of grown materials is dependent on growth conditions, which determines grain sizes, defect density, strain, stoichiometry, etc.

Chapter 5 focuses on a materials processing technique to selectively obtain large area monolayer 2D materials preferentially, with high yield. A gold mediated exfoliation technique is developed to selectively transfer monolayer 2D materials onto arbitrary substrates. A gold layer deposited on top of a 2D material crystal induces strain in the top-most layer, resulting in a reduction of the van der Waals coupling strength of the top-most layer with the bulk crystal. This enables the selective peeling of the top most layer with high predictability and large size. The monolayers obtained, for the specific examples of TMDs were characterized using electrical device, photoluminescence, Raman, AFM and XPS measurements.

1.6 Simulation and modeling of 2D materials based devices

Chapters 6 and 7 discuss the device physics and simulation based analysis of 2D materials based devices in the context of large-area and bright light emitting monolayer devices, and lateral 2D heterostructures.

Light emitting diodes consist of pn junctions formed by doping a semiconductor p and n type. This is difficult for 2D materials because of their ultra-thin nature. Substitutional doping would damage the 2D layer and other forms of doping like charge-transfer doping negatively

impact the optical properties and light emission efficiency of 2D materials. To circumvent this problem, a new scheme for operating monolayer semiconductor based light emitting devices is discussed in chapter 6. Monolayer TMD devices on insulating substrates are operated with pulsed gate voltages resulting in transient electroluminescence. The emission mechanism, generation of bipolar carrier concentration and calculation of device efficiency are discussed in detail. The light output is independent of contact barrier height and the pulsed gating technique may be useful especially for materials which are difficult to dope p, and n type, for example wide bandgap semiconductors. Finally, the monolayers absorb only $\sim 10\%$ of visible light and can be used for large area transparent displays.

Semiconductor heterostructures are widely used in LEDs, lasers and other optoelectronic devices. III-V materials are amongst the most widely used materials for this application because of the relative ease of forming heterostructures of different type and barrier height. However lattice mismatch in 3D heterostructures made from III-V materials can lead to defects and dislocations which degrade performance of the device. At the same time, it is difficult to define atomically sharp heterostructures using III-V materials since the boundary is generally graded due to inter-diffusion of atoms during growth. Chapter 7 discusses the device physics of lateral 2D heterostructures by means of thickness modulation, considering the specific case of monolayer-few layer MoS₂. Using device simulations, with Kelvin Force Probe microscopy and photocurrent measurements, it is shown that a type-I heterostructure exists at the interface.

²MoS₂ Transistors with 1-Nanometer Gate Lengths

2.1 Direct source-to-drain tunneling and short channel effects

As Si transistors rapidly approach their projected scaling limit of ~ 5 nm gate lengths, exploration of new channel materials and device architectures is of utmost interest (1-3). This scaling limit arises from short channel effects (4). Direct source-to-drain tunneling and the loss of gate electrostatic control on the channel severely degrade the OFF-state leakage currents, thus limiting the scaling of Si transistors (5, 6). Certain semiconductor properties dictate the magnitude of these effects for a given gate length. Heavier carrier effective mass, larger band gap and lower in-plane dielectric constant yield lower direct source-to-drain tunneling current (7). Uniform and atomically thin semiconductors with low in-plane dielectric constants are desirable for enhanced electrostatic control of the gate. Thus, investigation and introduction of semiconductors that have more ideal properties than Si could lead to further scaling of transistor dimensions with lower OFF-state dissipation power.

Transition metal dichalcogenides (TMDs) are layered 2-dimensional (2D) semiconductors that have been widely explored as a potential channel material replacement for Si (8-11), and each material exhibits different band structure and properties (12-16). The layered nature of TMDs allows uniform thickness control with atomic level precision down to the monolayer limit. This thickness scaling feature of TMDs is highly desirable for well-controlled electrostatics in ultrashort transistors (3). For example, monolayer and few-layer MoS₂ have been shown theoretically to be superior to Si at the sub-5 nm scaling limit (17, 18).

The scaling characteristics of MoS₂ and Si transistors as a function of channel thickness and gate length are summarized in Fig. 1. We calculated direct source-to-drain tunneling currents ($I_{SD-LEAK}$) in the OFF-state for different channel lengths and thicknesses using a dual-gate device structure (Fig. S1) as a means to compare the two materials. MoS₂ shows more than two orders of magnitude reduction in $I_{SD-LEAK}$ relative to Si mainly because of its larger electron effective mass along the transport direction ($m_n^* \sim 0.55m_0$ for MoS₂ versus $m_n^* \sim 0.19m_0$ for Si [100]) (19), with a trade-off resulting in lower ballistic ON-current. Notably, $I_{SD-LEAK}$ does not limit the scaling of monolayer MoS₂ even down to the ~ 1 nm gate length, presenting a major advantage over Si [more details about calculations in supplementary materials (20)]. Finally, few-layer MoS₂ exhibits a lower in-plane dielectric constant (~ 4) compared to bulk Si (~ 11.7), Ge (~ 16.2) and GaAs (~ 12.9), resulting in a shorter electrostatic characteristic length (λ) as depicted in Fig. S2 (21).

The above qualities collectively make MoS₂ a strong candidate for the channel material of future transistors at the sub-5 nm scaling limit. However, to date, TMD transistors at such small

² Reprinted with permission from Sujay B. Desai, et. al., *Science*, 354, 99-102, 2016, Copyright 2016 American Association for the Advancement of Science

gate lengths have not been experimentally explored. Here, we demonstrate 1D gated 2D semiconductor field-effect transistors (1D2D-FET) with a single-walled carbon nanotube (SWCNT) gate, a MoS₂ channel and physical gate lengths of ~ 1 nm. The 1D2D-FETs exhibit near ideal switching characteristics, including a subthreshold swing (SS) of ~ 65 mV/decade at room temperature and high ON/OFF current ratios. The SWCNT diameter $d \sim 1$ nm for the gate electrode (22) minimized parasitic gate to source-drain capacitance, which is characteristic of lithographically patterned tall gate structures. The ~ 1 nm gate length of the SWCNT also allowed for the experimental exploration of the device physics and properties of MoS₂ transistors as a function of semiconductor thickness (i.e., number of layers) at the ultimate gate length scaling limit.




Figure 1: Direct source-to-drain leakage current. (A) Normalized direct source-to-drain leakage current ($I_{SD-LEAK}$), calculated using the WKB approximation as a function of channel thickness T_{CH} for Si and MoS₂ in the OFF-state. $V_{DS} = V_{DD} = 0.43$ V from international technology roadmap for semiconductors (ITRS) 2026 technology node. (B) $I_{SD-LEAK}$ as a function of gate length L_G for different thicknesses of Si and MoS₂ for the same OFF-state conditions as figure 1A. The dotted line in figures 1A and 1B represents the Low Operating Power (LOP) limit for the 2026 technology node as specified by the ITRS.

2.2 Device structure and electrical characterization




Figure 2: 1D2D-FET device structure and characterization. (A) Schematic of 1D2D-FET with a MoS₂ channel and SWCNT gate. (B) Optical image of a representative device shows the MoS₂ flake, gate (G), source (S) and drain (D) electrodes. (C) False-colored scanning electron microscope (SEM) image of the device showing the SWCNT (blue), ZrO₂ gate dielectric (green), MoS₂ channel (orange) and the Ni source and drain electrodes (yellow). (D) Cross-sectional TEM image of a representative sample showing the SWCNT gate, ZrO₂ gate dielectric and bilayer MoS₂ channel. (E) EELS map showing spatial distribution of carbon, zirconium and sulfur in the device region, conforming the location of the SWCNT, MoS₂ flake and the ZrO₂ dielectric.

The experimental device structure of the 1D2D-FET (Fig. 2A) consists of a MoS₂ channel (number of layers vary), a ZrO₂ gate dielectric, and a SWCNT gate, on a 50 nm SiO₂/Si substrate, with a physical gate length ($L_G, \sim d$) of ~ 1 nm. Long, aligned SWCNTs grown by chemical vapor deposition were transferred onto a n^+ Si/SiO₂ substrate (50 nm thick SiO₂) (23), located with scanning electron microscopy (SEM), and contacted with Pd via lithography and metallization. These steps were followed by atomic layer deposition (ALD) of ZrO₂, and pick-and-place dry transfer of MoS₂ onto the SWCNT covered by ZrO₂ (14). Nickel source and drain contacts were made to MoS₂ to complete the device. The detailed process flow and discussion about device fabrication is provided in Fig. S3.

Figure 2B shows the optical image of a representative 1D2D-FET capturing the MoS₂ flake, the source drain contacts to MoS₂ and the gate contacts to the SWCNT. The SWCNT and the MoS₂ flake can be identified in the false-colored scanning electron microscope (SEM) image of a representative sample (Fig. 2C). The 1D2D-FET consists of four electrical terminals; source (S), drain (D), SWCNT gate (G) and the n^+ Si substrate back gate (B). The SWCNT gate underlaps

the S/D contacts. These underlapped regions were electrostatically doped by the Si back gate during the electrical measurements, thereby serving as n^+ extension contact regions. The device effectively operated like a junctionless transistor (24), where the SWCNT gate locally depleted the n^+ MoS₂ channel after applying a negative voltage and thus turning OFF the device.

A cross-sectional transmission electron microscope (TEM) image of a representative 1D2D-FET (Fig. 2D) shows the SWCNT gate, ZrO₂ gate dielectric (thickness \sim 5.8 nm), and the bilayer MoS₂ channel. The topography of ZrO₂ surrounding the SWCNT and the MoS₂ flake on top of the gate oxide was flat as seen in the TEM image. This geometry is consistent with ALD nucleation initiating on the SiO₂ substrate surrounding the SWCNT, and eventually covering it completely as the thickness of deposited ZrO₂ exceeds the SWCNT diameter, d (25). The spatial distribution of carbon, zirconium, and sulfur was observed in the electron energy loss spectroscopy (EELS) map of the device region (Fig. 2E), thus confirming the location of the SWCNT, ZrO₂ and MoS₂ in the device (Fig. S4) (20).

The electrical characteristics for a 1D2D-FET with a bilayer MoS₂ channel (Fig. 3) show that the MoS₂ extension regions (the underlapped regions between the SWCNT gate and S/D contacts) could be heavily inverted (i.e., n^+ state) by applying a positive back gate voltage of $V_{BS} = 5$ V to the Si substrate. The I_D - V_{BS} characteristics (Fig. S5) indicate that the MoS₂ flake was strongly inverted by the back gate at $V_{BS} = 5$ V. The I_D - V_{GS} characteristics for the device at $V_{BS} = 5$ V and $V_{DS} = 50$ mV and 1 V (Fig. 3A), demonstrate the ability of the \sim 1 nm SWCNT gate to deplete the MoS₂ channel and turn OFF the device. The 1D2D-FET exhibited excellent subthreshold characteristics with a near ideal SS of \sim 65 mV/decade at room temperature and ON/OFF current ratio of \sim 10⁶. The drain-induced barrier lowering (DIBL) was \sim 290 mV/V. Leakage currents through the SWCNT gate (I_G) and the n^+ Si back gate (I_B) are below the measurement noise level (Fig. 3A). The interface trap density (D_{IT}) of the ZrO₂-MoS₂ interface estimated from SS was \sim 1.7×10^{12} cm⁻² eV⁻¹, which is typical for transferred MoS₂ flakes (26) because of the absence of surface dangling bonds (20).

Figure 3B shows the I_D - V_{DS} characteristics at different V_{GS} values and fixed $V_{BS} = 5$ V. The I_D - V_{GS} characteristics depended strongly on the value of V_{BS} , which affects the extension region resistance. The inversion of the extension regions increased with increasing V_{BS} , thus reducing the series resistance and contact resistance and led to an increase in the ON-current and an improvement in the SS. At more positive values of V_{BS} , V_{GS} had to be more negative in order to deplete the MoS₂ channel, which in turn made the threshold voltage more negative. Above $V_{BS} = 1$ V, the SS and I_{ON} did not improve any further and the extension regions were strongly inverted (Fig. 3C). Thus, the 1D2D-FET operated as a short channel device.




Figure 3: Electrical characterization and TCAD simulations of 1D2D-FET (A) I_D - V_{GS} characteristics of a bilayer MoS₂ channel SWCNT gated FET at $V_{BS} = 5$ V and $V_{DS} = 50$ mV and 1 V. The positive V_{BS} voltage electrostatically dopes the extension regions n^+ . (B) I_D - V_{DS} characteristic for the device at $V_{BS} = 5$ V and varying V_{GS} . (C) I_D - V_{GS} characteristics at $V_{DS} = 1$ V and varying V_{BS} illustrating the impact of back gate bias on the extension region resistance, SS, ON-current and device characteristics. Electric field contour plots for a simulated bilayer MoS₂ device using TCAD in the (D) OFF and (F) ON-state. Electron density plots for the simulated device using TCAD in the (E) OFF and (G) ON-state. The electron density in the depletion region is used to define the effective channel length (L_{EFF}). $L_{EFF} \sim d \sim L_G$ in the ON-state and $L_{EFF} > L_G$ in the OFF-state because of the fringing electric fields from the SWCNT gate.

2.3 Simulation results and electrostatics

We performed detailed simulations using Sentaurus TCAD to understand the electrostatics of the 1D2D-FET. The OFF- and ON-state conditions correspond to $(V_{GS} - V_T)$ of -0.3 V and 1.5 V, respectively (which give an ON/OFF current ratio $\sim 10^6$). The electric field contour plot (Fig. 3D) in the OFF-state has a region of low electric field in the MoS₂ channel near the SWCNT, indicating that it is depleted. The reduced electron density in the MoS₂ channel (Fig. 3E), and the presence of an energy barrier to electrons in the conduction band (Fig. S6A) are also consistent with the OFF-state of the device. The extension regions are still under inversion because of the positive back gate voltage. The electron density of the MoS₂ channel in the depletion region can be used to define the effective channel length (L_{EFF}) of the 1D2D-FET, which is the region of channel controlled by the SWCNT gate (27-29). The channel is considered to be depleted if the electron density falls below a defined threshold ($n_{threshold}$). The OFF-state L_{EFF} , defined as the region of MoS₂ with electron density $n < n_{threshold}$ ($n_{threshold} = 1.3 \times 10^5 \text{ cm}^{-2}$), for this simulated 1D2D-FET is $L_{EFF} \sim 3.9 \text{ nm}$ (Fig. 3E). Note that L_{EFF} is dependent on V_{GS} and the value of $n_{threshold}$ (Fig. S7).

As the device is turned OFF, the fringing electric fields from the SWCNT (Fig. 3D) deplete farther regions of the MoS₂ channel, and thus increase L_{EFF} . The short height of the naturally defined SWCNT gate prevents large fringing fields from controlling the channel, and hence achieves a smaller L_{EFF} compared to lithographically patterned gates (Fig. S8). The electric field and electron density contours for the device in the ON-state confirm the strong inversion of the channel region near the SWCNT (Fig. 3, F and G) with $L_{EFF} \sim L_G = 1 \text{ nm}$. The energy bands in this case are flat in the entire channel region (Fig. S6B), with the ON-state current being limited by the resistance of the extension regions and mainly the contacts. Doped S-D contacts along with shorter extension regions will result in increased ON-current.

The impact of T_{OX} scaling on short channel effects like DIBL was also studied using simulations (Fig. S9). The electrostatics of the device improves, and the influence of the drain on the channel reduces as T_{OX} is scaled down to values commensurate with L_G . This effect is seen by the strong dependence of DIBL on T_{OX} , thus demonstrating the need for T_{OX} scaling and high-k 2D dielectrics to further enhance the device performance.

2.4 Channel thickness dependence

The effect of MoS₂ thickness on the device characteristics was systematically explored. At the scaling limit of the gate length, the semiconductor channel thickness must also be scaled down aggressively as described earlier. The electrostatic control of the SWCNT gate on the MoS₂ channel decreased with increasing distance from the ZrO₂-MoS₂ interface. Thus, as the MoS₂ flake thickness was increased, the channel could not be completely depleted by applying a negative V_{GS} . Because of this effect, the SS for a 12 nm thick MoS₂ device ($\sim 170 \text{ mV/decade}$) was much larger than that of bilayer MoS₂ ($\sim 65 \text{ mV/decade}$), and as the thickness of MoS₂ was increased to ~ 31

nm the device could no longer be turned OFF (Fig. 4A). The experimental SS as a function of MoS₂ thickness was qualitatively consistent with the TCAD simulations (Fig. 4B and S10), showing an increasing trend with increasing channel thickness. The unwanted variations in device performance caused by channel thickness fluctuations (Fig. 4B and S10), and the need for low OFF-state current at short channel lengths (Fig. 1 and 3), thus justify the need for layered semiconductors like TMDs at the scaling limit.




Figure 4: MoS₂ thickness dependence. (A) Dependence of MoS₂ channel thickness on the performance of 1D2D-FET. SS increases with increasing MoS₂ channel thickness. (B) Extracted SS from experimental curves and TCAD simulations show increasing SS as channel thickness T_{CH} increases.

TMDs offer the ultimate scaling of thickness with atomic level control, and the 1D2D-FET structure enables the study of their physics and electrostatics at short channel lengths by using the natural dimensions of a SWCNT, removing the need for any lithography or patterning processes which are challenging at these scale lengths. However, large-scale processing and manufacturing of TMD devices down to such small gate lengths are existing challenges requiring future innovations. For instance, research on developing process-stable low-resistance ohmic contacts to TMDs, and scaling of the gate dielectric by using high- κ 2D insulators is essential to further enhance device performance. Wafer-scale growth of high quality films (30) is another challenge toward achieving very-large-scale integration of TMDs in integrated circuits. Finally, fabrication of electrodes at such small scale lengths over large areas requires significant advances in lithographic techniques. Nevertheless, the work here provides new insight into the ultimate scaling of gate lengths for a FET by surpassing the 5 nm limit (3-7) often associated with Si technology.

2.5 Supporting Information

Materials and methods:

SWCNT growth on quartz: Aligned SWCNTs were grown according to a process similar to (23) modified to deliver a low aligned SWCNT density. 4" ST-cut quartz wafers were purchased from Hoffman Materials, Inc. then annealed at 900°C for 8.5 hours to repair the surface crystal. A ≈ 3.66 Å film of iron (99.95% pure) was evaporated using electron-beam evaporation onto 4µm wide stripes defined using photo-lithography at a rate of 0.33 Å/s. This was followed by metal liftoff and resist removal. The sample was grown in a 5" diameter FirstNano EasyTube 3000 CNT CVD furnace. The temperature was ramped to 610 °C in O₂ for calcination, then to 865 °C in 120 sccm H₂ at 315 Torr for reduction of the iron catalyst. After stabilizing temperature for 10 minutes, 1 SLM of CH₄ was introduced to the chamber to begin growth. After one hour, the sample was cooled in H₂ ambient. The SWCNT density as measured by SEM was 1 SWCNT per 15 µm across the wafer.

SEM (scanning electron microscopy) imaging was performed using a Zeiss Gemini Ultra-55 field emission scanning electron microscope (FESEM). A ~ 1 kV accelerating voltage was used for imaging the devices and to register the locations of the SWCNTs with respect to pre-patterned lithography markers.

AFM (atomic force microscopy) was performed using a Digital Instruments Nanoscope Dimension 3100 AFM. The AFM was done in the tapping mode using ~ 300 kHz resonance frequency, Budget sensors Tap300-G tapping mode tips.

TEM (transmission electron microscopy) / STEM (scanning transmission electron microscopy): High resolution TEM/STEM imaging was performed using a probe-corrected JEM-ARM200F (JEOL USA, Inc.) operated at 200 kV. HAADF-STEM imaging was carried out with a 24 mrad convergence semi-angle electron beam and the collection angle for the ADF detector was set to 90-370 mrad.

Elemental Mapping: Electron energy loss spectroscopy (EELS) and energy dispersive spectroscopy (EDS) mapping was performed with a Gatan Enfina spectrometer and X-MaxN 100TLE detector (Oxford Instruments), respectively. The collection angle for the EELS spectrum was set to be 31 mrad. The spatial resolution of the mapping is 0.27 nm/pixel and the collection time is 0.4 s/pixel.

Electrical characterization: Electrical measurements were performed under vacuum (~ 10⁻⁵ mbar) in Lakeshore vacuum probe station using Agilent Technologies B1500A Semiconductor Device Analyzer.

Analytical 2D electrostatics model for Dual Gate Metal-Oxide-Semiconductor Field-Effect Transistor (DGMOS-FET) (2I, 3I)

A symmetric DGMOS-FET structure is assumed as shown in Fig. S1. An analytical solution to the 2D Poisson equation is derived assuming a channel material with anisotropic dielectric constant using the approach taken in reference (2I).

$$\vec{\nabla} \cdot \vec{D} = \rho \dots (1)$$

$$\begin{bmatrix} Dx \\ Dy \\ Dz \end{bmatrix} = \begin{bmatrix} \epsilon_x & 0 & 0 \\ 0 & \epsilon_y & 0 \\ 0 & 0 & \epsilon_z \end{bmatrix} \begin{bmatrix} Ex \\ Ey \\ Ez \end{bmatrix} \dots (2)$$

$$\epsilon_x \frac{\partial^2 \varphi}{\partial x^2} + \epsilon_y \frac{\partial^2 \varphi}{\partial y^2} = qN_A \dots (3)$$

Equation 3 is Poisson's equation in 2D considering an anisotropic dielectric constant. Here the axes of transport X and Y (Fig. S1) are assumed to coincide with the crystal axes of the material. Thus the electric permittivity tensor is diagonal. To solve the differential equation 3 and get an analytical expression for the electric potential, we assume the first term on the left hand side to be much smaller than the second term (quasi-2D approximation). The 2D electric potential in the channel region is then computed similar to the procedure in reference (2I).

$$\varphi(x, y) = \frac{y^2 \epsilon_{OX,y} (V_{GS} - V_{FB} - \varphi_s(x))}{\epsilon_{CH,y} T_{CH} T_{OX}} - \frac{y \epsilon_{OX,y} (V_{GS} - V_{FB} - \varphi_s(x))}{\epsilon_{CH,y} T_{OX}} + \varphi_s(x) \dots (4)$$

Here $\varphi_s(x)$ is the surface potential.

Equation 4 is evaluated at the center of the channel to give $\varphi_c(x) = \varphi(x, \frac{T_{CH}}{2})$ and is then expressed in terms of $\varphi_c(x)$ by replacing $\varphi_s(x)$. $\varphi(x, y)$ which is expressed in terms of $\varphi_c(x)$ must satisfy equation 3. After substitution into equation 3 and simplification we get,

$$\frac{\partial^2 \varphi_c(x)}{\partial x^2} + \frac{1}{\lambda^2} \left(V_{GS} - V_{FB} - \varphi_c(x) - \frac{qN_A \lambda^2}{\epsilon_{CH,x}} \right) = 0 \dots (5)$$

where λ is the characteristic length of the device.

$$\lambda = \sqrt{\frac{\epsilon_{CH,x} T_{CH} T_{OX}}{2 \epsilon_{OX,y}} \left(1 + \frac{\epsilon_{OX,y} T_{CH}}{4 \epsilon_{CH,y} T_{OX}} \right)} \dots (6)$$

From the above equation we see that the characteristic length depends on the dielectric constant along both x and y. The larger the dielectric constant along y, the more the influence of gate voltage and smaller the characteristic length and short channel effects. On the other hand, a large dielectric constant along x means the influence of drain voltage on the channel increases and short channel effects such as DIBL become more prominent. The boundary conditions for solving equation 5 are $\varphi_c(0) = V_{bi}$ and $\varphi_c(L_G) = V_{bi} + V_{DS}$. Considering the case of very light to no

doping in the channel i.e. $N_A \sim 0$ (hence $V_{bi} = \frac{E_g}{2q}$), and solving equation 5 with the above boundary conditions we get,

$$\varphi_C(x) = (V_{GS} - V_{FB}) \left(1 - e^{-\frac{x}{\lambda}}\right) + V_{bi} e^{-\frac{x}{\lambda}} - \frac{\sinh\left(\frac{x}{\lambda}\right)}{\sinh\left(\frac{L}{\lambda}\right)} (V_{GS} - V_{FB} - V_{bi}) \left(1 - e^{-\frac{L}{\lambda}}\right) + V_{DS} \frac{\sinh\left(\frac{x}{\lambda}\right)}{\sinh\left(\frac{L}{\lambda}\right)}$$

... (7)

Using $\varphi_C(x)$ as found above, the potential at the surfaces $\varphi_S(x)$ and the 2D potential in the entire channel $\varphi(x, y)$ can also be computed using equation 4. The barrier between the source and drain in the OFF-state is dependent on V_{bi} and hence the bandgap (E_g) of the semiconductor. The larger the bandgap, the larger is the OFF-state barrier between source and drain. λ determines the shape of the barrier between source and drain.

The quasi-2D model provides a good qualitative analysis of the electrostatics in a DGMOS-FET for comparing different channel materials. For more accurate analysis, first principle calculations and self-consistent solutions of the Schrodinger-Poisson equations are essential.

Direct source-to-drain tunneling leakage

A qualitative estimate of the amount of direct source-to-drain tunneling in a material in the OFF-state can be obtained using the electrostatic model derived above. The WKB approximation (equation 8) is used to compute the probability of tunneling across the energy barrier, and the Landauer relation (equation 9) is used to calculate the leakage current due to tunneling (32, 33).

$$T(E) = e^{-\frac{2}{\hbar} \int_{x_i}^{x_o} \sqrt{2m^*(E_C(x) - E)} dx} \dots (8)$$

$$I_{SD-LEAK} = \frac{2q}{h} \int_{E_S}^{E_{C,max}} M(E) T(E) [f(E, E_{F,S}) - f(E, E_{F,D})] dE \dots (9)$$

$$M(E) = \frac{W \sqrt{2m^*(E - E_S)}}{\pi \hbar} \dots (10)$$

The parameter values used for the calculations in Fig. 1 are given in table S1.

In equation 8, $T(E)$ is the tunneling probability through the energy barrier at energy level E . x_o and x_i indicate the extent of the barrier. $E_C(x)$ is the conduction band profile between the source and drain from x_i to x_o . m^* is the effective mass of the carriers tunneling through the barrier.

In equation 9, $I_{SD-LEAK}$ is the direct source to drain leakage current. $M(E)$ is the number of ballistic modes of transport at energy E (equation 10) (32), E_S is the energy level of the source (reference) and $E_{C,max}$ is the top of the conduction band profile between the source and drain. $f(E)$ is the Fermi-Dirac distribution and $E_{F,S}$ and $E_{F,D}$ are the Fermi levels in source and drain respectively.

TMDCs have a higher effective mass along the direction of transport (e.g. $m_n^* \sim 0.55m_0$ for MoS₂ versus $m_n^* \sim 0.19m_0$ for Si [100]) (19, 34) which reduces the tunneling probability and therefore $I_{SD-LEAK}$. Figure 1 discusses the impact of effective mass on transistor scaling using the example of a symmetric double-gate MOSFET (DGMOS-FET) structure (Fig. S1). Figure 1A shows normalized $I_{SD-LEAK}$ as a function of channel thickness for Si and MoS₂. The channel conduction band profile required to calculate $I_{SD-LEAK}$ is derived using the analytical 2D DGMOS-FET electrostatic model proposed in ref (21). The parameter values used in the calculations (table S1) account for quantum mechanical effects on the bandgap, dielectric constant and effective mass at ultra-thin channel thicknesses (19, 35-39). MoS₂ shows more than two orders reduction in $I_{SD-LEAK}$ compared to Si due to the larger electron effective mass. Figure 1B plots the dependence of $I_{SD-LEAK}$ on L_G . The dotted lines in Fig. 1A and 1B represent the Low Operating Power (LOP) limit for the 2026 technology node as specified by the international technology roadmap for semiconductors (ITRS) (40). Figure 1B reveals that for similar channel thickness, MoS₂ transistors can be scaled to shorter gate lengths as compared to Si.

Calculation of D_{IT}

$$SS = \frac{kT \ln(10)}{q} \left(1 + \frac{C_D + C_{IT}}{C_{OX}}\right) \dots (11)$$

Equation 11 relates SS to the interface trap density for the device (41). Here k is the Boltzmann constant, T is temperature in Kelvin and q is the charge of an electron. For the 1D2D-FET structure, C_D (depletion capacitance) ~ 0 , C_{IT} (interface trap capacitance) $= qD_{IT}$ and C_{OX} (oxide capacitance) $= \epsilon_{OX}/T_{OX}$. ϵ_{OX} is the permittivity of the gate oxide (ZrO₂ dielectric constant ~ 25 (42)) and T_{OX} is the oxide thickness (~ 5.8 nm) measured from TEM in Fig. 2D.

Analytical derivation of parasitic capacitance from fringing electric fields

Figure S8 shows the fringing electric field lines in an underlap transistor. The fringing electric field lines lead to parasitic capacitance ($C_{parasitic}$) and a larger effective channel length (L_{EFF}).

$$C_{OX} = \frac{L_G W \epsilon_{OX}}{T_{OX}} \dots (12)$$

$$C_{parasitic} \approx \int_{T_{OX}}^{T_{ZrO2}} \left(\frac{2W \epsilon_{OX}}{\pi y}\right) dy = \left(\frac{2W \epsilon_{OX}}{\pi}\right) \ln\left(\frac{T_{ZrO2}}{T_{OX}}\right) = \left(\frac{2W \epsilon_{OX}}{\pi}\right) \ln\left(1 + \frac{T_G}{T_{OX}}\right) \dots (13)$$

Equation 12 gives the capacitance C_{OX} for the parallel electric field lines from the gate electrode to the channel. ϵ_{OX} is the electric permittivity of the gate dielectric, W is the width and L_G is the physical gate length. $T_{OX} = (T_{ZrO2} - T_G)$ is kept constant for devices of different gate heights (T_G). Equation 13 calculates the parasitic capacitance due to the fringing electric field lines from the gate electrode and is dependent on T_G . Larger the height of the electrode, higher is the parasitic capacitance. The natural short height of a SWCNT helps achieve small L_{EFF} and small $C_{parasitic}$ compared to lithographically patterned tall gate structures. The above simplistic analytical derivation for $C_{parasitic}$ assumes the fringing electric field lines to be circular (Fig. S8) and

underestimates the capacitance. For accurate analysis, simulation of the 2D electrostatics in the device is essential.




Figure S1: Schematic of dual-gated metal-oxide-semiconductor-field-effect-transistor. Schematic of a symmetric dual-gated metal-oxide-semiconductor-field-effect-transistor (DG MOS-FET) used to study impact of channel material properties on the scaling limit of transistors in Fig. 1.






Figure S2: Dependence of characteristic length on channel thickness. Device electrostatic characteristic length (λ) as a function of channel thickness (T_{CH}) for Si and MoS₂.


A: SWCNT transfer process




B: SEM mapping of SWCNT




C: Pattern Pd gate contacts to SWCNT




D: I_s - V_{BS} measurement to identify semiconducting and metallic SWCNT



E: AFM map of device to locate SWCNT



F: ALD ZrO_2 , MoS_2 transfer



G: Pattern Ni source and drain contacts to MoS_2




Figure S3: Detailed process flow for SWCNT gated MoS_2 FET

Figure S3 shows the detailed process flow for the device fabrication. The first step of the process involves the transfer of grown SWCNT from the growth substrate (quartz) to the target 50 nm SiO_2 / Si substrate using gold as the transfer layer (23) (Fig. S3A). The target substrate is pre-patterned with 0.5/30 nm Cr/Pt alignment markers. These alignment markers are used to relatively locate the transferred SWCNT in a scanning electron microscope (SEM) image (Fig. S3B). Care is taken to

ensure the SWCNTs are not damaged during the SEM by minimizing the exposure time under the electron-beam. Gate electrodes are then patterned using electron-beam lithography followed by 30 nm Pd evaporation and liftoff process (Fig. S3C). I_s - V_{BS} measurements of the SWCNT devices help to identify the metallic or semiconducting nature of the SWCNT (Fig. S3D). After the measurement, the SWCNT devices are mapped with an atomic force microscope (AFM) to find the relative location of the SWCNT with respect to the gate electrodes (Fig. S3E). Post the AFM map, ZrO_2 gate dielectric is deposited using atomic layer deposition (ALD) and the MoS_2 flake is transferred on top using a dry pick and transfer method (14) using poly(methyl methacrylate) (PMMA) as the transfer medium (Fig. S3F). The AFM map taken prior to the ALD is then used as a mask for a second electron-beam lithography step, to pattern the source and drain electrodes (Ni 40 nm) as shown in Fig. S3G, thus completing the device fabrication.




Figure S4: EELS map. EELS mapping of the 1D2D-FET showing the spatial location of the different elements (EDS map is shown for Mo). Carbon mapping clearly indicates the position of the SWCNT under the ZrO_2 gate dielectric and the MoS_2 flake on top of it. Carbon seen on top of the ZrO_2 can be attributed to organic residue like PMMA and contaminants from processing steps and dry transfer of MoS_2 .




Figure S5: I_D - V_{BS} characteristics obtained by varying the n^+ Si back gate. I_D - V_{BS} characteristics for the device in Fig. 3A-C. The MoS₂ extensions regions are completely inverted using the Si back gate at $V_{BS} = 5$ V.




Figure S6: Energy band diagrams in ON and OFF-states. Energy band diagrams corresponding to the TCAD simulations in Fig. 3D-G. $V_{BS} = 5$ V, $V_{DS} = 50$ mV, $(V_{GS} - V_T) = 1.5$ V (ON) and $(V_{GS} - V_T) = -0.3$ V (OFF), for the 2L MoS₂ device. In the OFF-state the bias applied to the SWCNT creates a barrier which opposes the flow of carriers from source to drain. In the ON-state no barrier exists to the flow of electrons from the source to drain and the ON-current is limited by the series resistance of the extension regions.




Figure S7: Electron density contour plots. Dependence of L_{EFF} on the definition of OFF-state and $n_{\text{threshold}}$ (electron density below which the channel is considered depleted) for $V_{\text{BS}} = 5 \text{ V}$, $V_{\text{DS}} = 50 \text{ mV}$ (27-29). The OFF-state corresponds to $(V_{\text{GS}} - V_T) = -0.3 \text{ V}$ and ON-state corresponds to $(V_{\text{GS}} - V_T) = 1.5 \text{ V}$ (or an ON/OFF current ratio of $\sim 10^6$). L_{EFF} is of the order of 5 nm as seen from the simulations. The 2D electron density is obtained by multiplying the 3D density obtained from simulations with T_{CH} , by assuming uniform distribution along the thickness of MoS₂.




Figure S8: Parasitic capacitance and dependence on gate height. Effective channel length (L_{EFF}) > physical gate length (L_G) due to fringing electric field. L_{EFF} and $C_{parasitic}$ increase as the height of the gate (T_G) increases, for the same value of T_{OX} ($T_{ZrO2} - T_G$). L_{EFF} and $C_{parasitic}$ are small for a SWCNT gate as compared to lithographically defined gates because of the naturally short height of a SWCNT, and hence less fringing electric field lines coupling to the channel (43).




Figure S9: Dependence of DIBL on gate oxide thickness. Drain-induced barrier-lowering (DIBL) as a function of the ZrO_2 thickness calculated using simulations. Effective oxide thickness (EOT) scaling helps improve the electrostatics in the device and reduce DIBL.




Figure S10: Thickness dependence of MoS₂. I_{DS} - V_{GS} curves for several different channel thicknesses from TCAD simulations used to calculate SS in Fig. 4B. The TCAD results qualitatively match the experimental trends. Doping of MoS₂ (N_D) is assumed to be 10^{17} cm⁻³, and the dielectric constant of ZrO₂ = 25 (42). Electron affinity of MoS₂ is assumed to be 4 eV (44). All other values are as specified in table S1. For more quantitative comparison, the analysis must involve simulation of the 2D density of states for MoS₂, correction for contact resistance, oxide and interface traps, along with using more accurate values for m^* , E_G , N_D , etc.

Table S1: Parameter values used for calculations in Fig. 1 and Fig. S2. Values have been extracted

MoS ₂				Si			
T_{CH} (nm)	ϵ (relative) (35)	E_G (38)	m_e^* (19)	T_{CH} (nm)	ϵ (relative) (36)	E_G (37)	m_e^* (39)
0.65	3.93	1.88	~ 0.55	0.5431	4.39		~ 0.22
1.3	4.71	1.59	~ 0.55	1.0862	6.62	1.90	~ 0.22
1.95	4.90	1.47	~ 0.55	1.6293	7.66	1.46	~ 0.22
2.6	6.24	1.44	~ 0.55	2.1724	8.70	1.31	~ 0.22
3.25	7.71	1.42	~ 0.55	2.7155	9.73	1.23	~ 0.22
10.4	~ 10	~ 1.3	~ 0.55	3.2586	10.32	1.19	~ 0.22
31.2	~ 10.5	~ 1.3	~ 0.55				

from references (19, 35-39). The effects of quantum confinement at atomic-scale channel thicknesses on parameter values like bandgap, dielectric constant and effective mass are considered for more accurate analysis. The bandgap values for MoS₂ correspond to the optical bandgap from photoluminescence spectra. The bandgap of Si is obtained from optical absorption spectra.

References:

1. T. N. Theis, P. M. Solomon, It's Time to Reinvent the Transistor! *Science* 327, 1600-1601 (2010).
2. R. Chau, B. Doyle, S. Datta, J. Kavalieros, K. Zhang, Integrated nanoelectronics for the future. *Nat Mater* 6, 810-812 (2007).
3. A. D. Franklin, Nanomaterials in transistors: From high-performance to thin-film applications. *Science* 349, (2015).
4. M. Lundstrom, Moore's Law Forever? *Science* 299, 210-211 (2003).
5. M. Luisier, M. Lundstrom, D. A. Antoniadis, J. Bokor, in *Electron Devices Meeting (IEDM), 2011 IEEE International*. (2011), pp. 11.12.11-11.12.14.
6. H. Kawaura, T. Sakamoto, T. Baba, Observation of source-to-drain direct tunneling current in 8 nm gate electrically variable shallow junction metal-oxide-semiconductor field-effect transistors. *Applied Physics Letters* 76, 3810-3812 (2000).
7. W. S. Cho, K. Roy, The Effects of Direct Source-to-Drain Tunneling and Variation in the Body Thickness on (100) and (110) Sub-10-nm Si Double-Gate Transistors. *IEEE Electron Device Letters* 36, 427-429 (2015).
8. B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, A. Kis, Single-layer MoS₂ transistors. *Nat Nano* 6, 147-150 (2011).
9. D. Sarkar, X. Xie, W. Liu, W. Cao, J. Kang, Y. Gong, S. Kraemer, P. M. Ajayan, K. Banerjee, A subthermionic tunnel field-effect transistor with an atomically thin channel. *Nature* 526, 91-95 (2015).
10. H. Liu, A. T. Neal, P. D. Ye, Channel Length Scaling of MoS₂ MOSFETs. *ACS Nano* 6, 8563-8569 (2012).
11. H. Wang, L. Yu, Y.-H. Lee, Y. Shi, A. Hsu, M. L. Chin, L.-J. Li, M. Dubey, J. Kong, T. Palacios, Integrated circuits based on bilayer MoS₂ transistors. *Nano letters* 12, 4674-4680 (2012).
12. K. F. Mak, K. L. McGill, J. Park, P. L. McEuen, The valley Hall effect in MoS₂ transistors. *Science* 344, 1489-1492 (2014).
13. D. Jariwala, V. K. Sangwan, L. J. Lauhon, T. J. Marks, M. C. Hersam, Emerging Device Applications for Semiconducting Two-Dimensional Transition Metal Dichalcogenides. *ACS Nano* 8, 1102-1120 (2014).
14. H. Fang, C. Battaglia, C. Carraro, S. Nemsak, B. Ozdol, J. S. Kang, H. A. Bechtel, S. B. Desai, F. Kronast, A. A. Unal, G. Conti, C. Conlon, G. K. Palsson, M. C. Martin, A. M. Minor, C. S. Fadley, E. Yablonovitch, R. Maboudian, A. Javey, Strong interlayer coupling in van der Waals heterostructures built from single-layer chalcogenides. *Proceedings of the National Academy of Sciences* 111, 6198-6202 (2014).

15. K. S. Novoselov, D. Jiang, F. Schedin, T. J. Booth, V. V. Khotkevich, S. V. Morozov, A. K. Geim, Two-dimensional atomic crystals. *Proceedings of the National Academy of Sciences of the United States of America* 102, 10451-10453 (2005).
16. C.-H. Lee, G.-H. Lee, A. M. van der Zande, W. Chen, Y. Li, M. Han, X. Cui, G. Arefe, C. Nuckolls, T. F. Heinz, J. Guo, J. Hone, P. Kim, Atomically thin p–n junctions with van der Waals heterointerfaces. *Nat Nano* 9, 676-681 (2014).
17. Y. Yoon, K. Ganapathi, S. Salahuddin, How Good Can Monolayer MoS₂ Transistors Be? *Nano Letters* 11, 3768-3773 (2011).
18. L. Liu, Y. Lu, J. Guo, On Monolayer MoS₂ Field-Effect Transistors at the Scaling Limit. *IEEE Transactions on Electron Devices* 60, 4133-4139 (2013).
19. D. Wickramaratne, F. Zahid, R. K. Lake, Electronic and thermoelectric properties of few-layer transition metal dichalcogenides. *The Journal of Chemical Physics* 140, 124710 (2014).
20. Supplementary materials are available on Science Online.
21. K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, Y. Arimoto, Scaling theory for double-gate SOI MOSFET's. *IEEE Transactions on Electron Devices* 40, 2326-2329 (1993).
22. J. Svensson, T. Yu, D. S. Lee, J. M. Kinaret, Y. W. Park, E. E. B. Campbell, A carbon nanotube gated carbon nanotube transistor with 5 ps gate delay. *Nanotechnology* 19, 325201 (2008).
23. N. Patil, A. Lin, E. R. Myers, K. Ryu, A. Badmaev, C. Zhou, H. S. P. Wong, S. Mitra, Wafer-Scale Growth and Transfer of Aligned Single-Walled Carbon Nanotubes. *IEEE Transactions on Nanotechnology* 8, 498-504 (2009).
24. J.-P. Colinge, C.-W. Lee, A. Afzalian, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A.-M. Kelleher, B. McCarthy, R. Murphy, Nanowire transistors without junctions. *Nat Nano* 5, 225-229 (2010).
25. A. Javey, J. Guo, D. B. Farmer, Q. Wang, E. Yenilmez, R. G. Gordon, M. Lundstrom, H. Dai, Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays. *Nano Letters* 4, 1319-1322 (2004).
26. X. Zou, J. Wang, C.-H. Chiu, Y. Wu, X. Xiao, C. Jiang, W.-W. Wu, L. Mai, T. Chen, J. Li, J. C. Ho, L. Liao, Interface Engineering for High-Performance Top-Gated MoS₂ Field-Effect Transistors. *Advanced Materials* 26, 6255-6261 (2014).
27. T. Yuan, MOSFET channel length: extraction and interpretation. *IEEE Transactions on Electron Devices* 47, 160-170 (2000).
28. L. Barbut, F. Jazaeri, D. Bouvet, J.-M. Sallese, Downscaling and Short Channel Effects in Twin Gate Junctionless Vertical Slit FETs. *International Journal of Microelectronics and Computer Science* 4, 103-109 (2013).
29. H. Soonwon, L. Kwyro, Extraction of metallurgical effective channel length in LDD MOSFET's. *IEEE Transactions on Electron Devices* 42, 1461-1466 (1995).

30. K. Kang, S. Xie, L. Huang, Y. Han, P. Y. Huang, K. F. Mak, C.-J. Kim, D. Muller, J. Park, High-mobility three-atom-thick semiconducting films with wafer-scale homogeneity. *Nature* 520, 656-660 (2015).
31. D. J. Frank, Y. Taur, H. S. P. Wong, Generalized scale length for two-dimensional effects in MOSFETs. *IEEE Electron Device Letters* 19, 385-387 (1998).
32. Mark Lundstrom (2005), "Notes on the Ballistic MOSFET," <https://nanohub.org/resources/489>.
33. C. S. Lee, E. Pop, A. D. Franklin, W. Haensch, H. S. P. Wong, A Compact Virtual-Source Model for Carbon Nanotube FETs in the Sub-10-nm Regime-Part II: Extrinsic Elements, Performance Assessment, and Design Optimization. *IEEE Transactions on Electron Devices* 62, 3070-3078 (2015).
34. H. D. Barber, Effective mass and intrinsic concentration in silicon. *Solid-State Electronics* 10, 1039-1051 (1967).
35. X. Chen, Z. Wu, S. Xu, L. Wang, R. Huang, Y. Han, W. Ye, W. Xiong, T. Han, G. Long, Y. Wang, Y. He, Y. Cai, P. Sheng, N. Wang, Probing the electron states and metal-insulator transition mechanisms in molybdenum disulfide vertical heterostructures. *Nat Commun* 6, (2015).
36. G. Zhang, M. B. Yu, C. H. Tung, G. Q. Lo, Quantum Size Effects on Dielectric Constants and Optical Absorption of Ultrathin Silicon Films. *IEEE Electron Device Letters* 29, 1302-1305 (2008).
37. H. Jang, W. Lee, S. M. Won, S. Y. Ryu, D. Lee, J. B. Koo, S.-D. Ahn, C.-W. Yang, M.-H. Jo, J. H. Cho, J. A. Rogers, J.-H. Ahn, Quantum Confinement Effects in Transferrable Silicon Nanomembranes and Their Applications on Unusual Substrates. *Nano Letters* 13, 5600-5607 (2013).
38. K. F. Mak, C. Lee, J. Hone, J. Shan, T. F. Heinz, Atomically Thin MoS₂: A New Direct-Gap Semiconductor. *Physical Review Letters* 105, 136805 (2010).
39. Y. Liu, N. Neophytou, T. Low, G. Klimeck, M. S. Lundstrom, A Tight-Binding Study of the Ballistic Injection Velocity for Ultrathin-Body SOI MOSFETs. *IEEE Transactions on Electron Devices* 55, 866-871 (2008).
40. International Technology Roadmap for Semiconductors (ITRS) 2013, <http://www.itrs2.net/2013-itrs.html>.
41. S. M. Sze, K. K. Ng, *Physics of Semiconductor Devices*, (3rd Edition, John Wiley & Sons, Nov 3, 2006).
42. P. Harrop, J. Wanklyn, The dielectric constant of zirconia. *British Journal of Applied Physics* 18, 739 (1967).
43. H. Zhao, Y. C. Yeo, S. C. Rustagi, G. S. Samudra, Analysis of the Effects of Fringing Electric Field on FinFET Device Performance and Structural Optimization Using 3-D Simulation. *IEEE Transactions on Electron Devices* 55, 1177-1184 (2008).

44. S. Das, H.-Y. Chen, A. V. Penumatcha, J. Appenzeller, High performance multilayer MoS₂ transistors with scandium contacts. *Nano letters* 13, 100-105 (2012).

³Gate Quantum Capacitance Effects in Nanoscale Transistors

3.1 Introduction

Nanomaterials like graphene, transition metal dichalcogenides (TMDs), carbon nanotubes (CNTs) and graphene nanoribbons (GNRs) have been proposed as potential materials for use in future scaled transistors¹⁻⁷. These materials have low electronic density of states (DOS) resulting from their low-dimensional nature. The impact of quantum capacitance (C_Q) of a low-dimensional channel material has become increasingly important, with increasing oxide capacitance (C_{OX}) resulting from aggressively scaled effective oxide thicknesses (EOT)^{8,9}. As the overall transistor and physical gate dimensions continue to shrink, nanomaterials like graphene and carbon nanotubes have been proposed as potential gate electrode materials because of their large conductivity at these atomic-scale sizes^{1,6,10}. However, with the finite number of atoms in atomic-scale gates comes the problem of low gate DOS, which also impacts transistor characteristics and performance.

The gate charge (Q_G) in an ideal MOSFET is always equal and opposite of the total channel charge (Q_{CH}) in the semiconductor¹¹. An applied drain-source bias (V_{DS}) across the channel results in a flow of the inversion charge (Q_{INV}) and hence the drain current (I_D). For MOSFETs with large-volume metal gate electrodes, the gate has a large DOS and an almost infinite capacity to balance Q_{CH} . However, for a low-dimensional atomic-scale gate the limited gate DOS limits Q_G , thereby limiting Q_{CH} , especially in inversion when Q_{INV} is large. The starvation of DOS in the gate will dictate the I_D characteristics in this case.

In this work, we consider the impact of gate C_Q on the transistor characteristics by developing an analytical electrostatics model for a bulk silicon channel MOSFET¹⁰. This is studied by computing the functional dependence of the gate electrostatic potential (V_Q) and the value of Q_G on the gate DOS and the applied gate bias (V_{GS}), for several different gate materials with different dimensionalities^{10,12}. We experimentally demonstrate for the first time, room-temperature gate C_Q effects on the I_D characteristics for an ultra-thin silicon-on-insulator (SOI) channel transistor with a 1-dimensional (1D) single walled carbon nanotube (SWCNT) gate electrode. Quantization features resulting from the Van Hove singularities in the DOS of the CNT gate are observed in the transfer characteristics of the device. Finally, we discuss the potential of engineering the gate DOS to tailor the shape of the $I_D V_{GS}$ characteristics of a device and the impact of gate C_Q on the performance of nanoscale transistors.

³ A manuscript similar to this chapter has been submitted to a peer-reviewed journal for publication

3.2 Analytical electrostatics model

The concept of gate C_Q limited transistors is illustrated in figure 1a using the example of a bulk silicon channel MOSFET with gate electrodes of varying dimensionality. Figure 1b shows the DOS for the specific case of carbon based gates; graphite for 3D, graphene for 2D and carbon nanotube for 1D gate¹³⁻¹⁵. In a MOSFET with a bulk 3D gate, the gate DOS is very large and thus it can accommodate any Q_G needed to support an equal and opposite charge in the channel ($Q_{CH} = Q_{INV} + Q_{DEP}$), where Q_{INV} and Q_{DEP} are the inversion and depletion charge densities respectively. As the dimensionality of the gate and the physical size reduces, the gate DOS is limited and in this case V_Q is related to Q_G by equation 1^{8,10}.

$$Q_G = \int_0^{V_Q} C_Q(V') dV' \dots (1)$$

Here C_Q represents the quantum capacitance of the gate and can be calculated using equation 2.

$$C_Q(V_Q) = q^2 \int_{-\infty}^{\infty} g(E) \left(-\frac{\partial f(E, E_{F,G})}{\partial E} \right) dE \dots (2)$$




Figure 1: Gate quantum capacitance effects in nanoscale transistors: (a) Schematic of a bulk Si MOSFET and (b) the density of states for 3D (graphite, $h = 100 \text{ nm}$), 2D (graphene) and 1D (CNT $(n,m) = (18,18)$) gate




Figure 2: Equivalent model and energy band diagram: (a) Capacitance model for bulk Si MOSFET considering quantum capacitance of the gate electrode. (b) Energy band diagram showing the different model parameters

The electrostatic potential of the gate $V_Q = - (E_{F,G}/q)$, where $E_{F,G}$ is the Fermi level of the gate. $g(E)$ is the electronic density of states of the gate, $f(E, E_{F,G})$ is the Fermi-Dirac distribution and q is the electronic charge. The equivalent circuit model including the gate C_Q is shown in figure 2a. Figure 2b depicts the energy band diagram for the device (with p-doped bulk silicon) along the gate to channel direction. The first few energy bands of the gate material are schematically represented for the example case of a semi-metallic gate. V_{midgap} corresponds to the work function of the gate material in the intrinsic state. For example in the case of a graphene gate, V_{midgap} equals V_{Dirac} which corresponds to the Dirac point of graphene^{10, 12}. In inversion, when a gate bias V_{GS} is applied to the MOSFET a potential difference V_Q develops across the gate corresponding to the charge Q_G . Equation 3 describes the relation among all the parameters mentioned here,

$$V_{\text{GS}} = V_Q + V_{\text{OX}} + (V_{\text{midgap}} - \Phi_s) + \psi_s \dots (3)$$

Here the voltage across the gate oxide $V_{\text{OX}} = (Q_G/C_{\text{OX}})$, ψ_s is the band bending in the channel near the interface and $\Phi_s = \left(\chi_{\text{Si}} + \frac{E_{\text{G,Si}}}{2} + \frac{kT}{q} \ln \left(\frac{N_{\text{A}}}{n_i} \right) \right)$ is the work function of bulk silicon with χ_{Si} , $E_{\text{G,Si}}$, n_i and N_{A} being the electron affinity, band gap, intrinsic carrier concentration and ionized acceptor ion concentration in bulk Si respectively¹¹. In inversion, $\psi_s = 2\phi_f = \frac{2kT}{q} \ln \left(\frac{N_{\text{A}}}{n_i} \right)$ and Q_{INV} can be calculated using equation 4,

$$Q_{\text{INV}} = Q_{\text{G}} - Q_{\text{DEP}} = Q_{\text{G}} - qN_{\text{A}}\sqrt{\left(\frac{2\epsilon_{\text{Si}}*2\phi_{\text{f}}}{qN_{\text{A}}}\right)} \dots (4)$$

Solving equations 1-4 numerically, V_{Q} , Q_{G} and Q_{INV} can be computed for a fixed value of the other parameters and for an applied bias V_{GS} . Details of the calculations are provided in the supporting information.

Using the electrostatic model developed here, V_{Q} , Q_{G} and Q_{INV} values are calculated as a function of V_{GS} for several different gate materials ranging from 3D, 2D to 1D gates (figure 3). For 3D gates (figure 3a and 3d) we consider TiN and graphite gates with a thickness (h) of 100 nm. We observe that for bulk 3D gates like TiN and graphite which have large electronic DOS near the Fermi level, V_{Q} is very small and almost zero (figure 3a and figure S1)^{13, 16, 17}. This is consistent with the case of an ideal metal gate for which $V_{\text{Q}} = 0$ for all values of Q_{G} , because of the infinite DOS and hence infinite capacitance of the metal. Correspondingly, Q_{INV} for 3D gates closely follows the expression for MOSFET inversion charge density given by $Q_{\text{INV}} = C_{\text{OX}}(V_{\text{GS}} - V_{\text{T}})$ (figure 3d)¹¹. Thus in the case of 3D gates, the gate DOS does not limit Q_{INV} and thus does not impact the MOSFET I_{D} characteristics.

Figures 3b and 3e show the calculated values of V_{Q} and Q_{INV} for 2D gates, specifically for the case of graphene and monolayer WTe₂ which is metallic in the 1T phase^{14, 18-20}. Due to the limited DOS for these gate materials and especially for graphene around the Dirac point, V_{Q} is a larger fraction of the applied V_{GS} , and correspondingly Q_{INV} is less than the value for the case of an ideal metal gate. Thus Q_{CH} is limited by the Q_{G} which is dictated by $g(E)$ for the gate. The impact of the gate DOS on Q_{INV} versus V_{GS} characteristics is most prominently visible for 1D gates. The specific cases considered here are a semiconducting GNR with chirality (n,m) = (15,0) and a metallic CNT with chirality (n,m) = (18,18) as shown in figures 3c and 3f¹⁵. Quantization features resulting from the Van Hove singularities in the DOS for the GNR and CNT are visible in the V_{Q} versus V_{GS} and Q_{G} versus V_{GS} characteristics in figures 3c and 3f respectively. Similar to the case of 2D gates the gate DOS limits the Q_{INV} and more interestingly the features of the gate DOS get capacitively mapped onto the transfer characteristics of the device because I_{D} is linearly proportional to Q_{INV} . Thus engineering the DOS of the gate is a useful technique to obtain desired transfer characteristics. The DOS for all the different gate materials used in the calculations are provided in figure S1. All the calculations were performed for $T = 10$ K. The impact of temperature induced broadening is studied by calculating Q_{G} as a function of V_{Q} at $T = 10$ K and 300 K for the CNT and GNR cases mentioned earlier (see methods and figure S2).




Figure 3: Electrostatic potential and charge calculations: (a-c) Electrostatic potential of the gate (V_Q) and (d-f) inversion charge density (Q_{INV}) versus V_{GS} for 3D, 2D and 1D gate electrode cases. 3D: 100 nm thick TiN and graphite, 2D: graphene and monolayer WTe_2 , 1D: semiconducting GNR $(n,m) = (15,0)$ and metallic CNT $(n,m) = (18,18)$. All calculations at $T = 10K$. Dotted line indicates case for an ideal metal gate with infinite DOS.

3.3 Carbon nanotube gated ultra-thin silicon-on-insulator transistors

We experimentally demonstrate for the first time the effect of the gate C_Q on the $I_D V_{GS}$ characteristics using an ultra-thin SOI channel ($T_{SOI} \sim 2.5 - 3.5$ nm, ~ 27.5 nm thick buried oxide (BOX) and ~ 3 nm thick Al_2O_3 top gate oxide) transistor with a single walled CNT top gate (G), silicon substrate bottom gate (B) and nickel silicide source (S) and drain (D) contacts. The device structure is illustrated schematically in figure 4a. Figure 4b shows the top view optical microscope image of a representative device showing the Ni S/D fingers, the SOI channel and the Pd contacts to the CNT gate and the Ni S/D fingers. The CNTs are perpendicular to the CNT catalyst line seen in figure 4b⁶.




Figure 4: CNT gated SOI MOSFET device structure and process flow: (a) Schematic and (b) Optical microscope image of a representative device (top view). (c) Fabrication process flow

The fabrication process flow for the device is described in detail in figure 4c. The original SOI wafer has $T_{SOI} \sim 12$ nm which is heavily n-doped using phosphosilicate glass (PSG) ($\sim 5 \times 10^{19} \text{ cm}^{-3}$ doping level)²¹. T_{SOI} is reduced using repeated cycles of O_2 plasma oxidation followed by etching of the oxide layer in 10:1 HF for 10 s²². A layer of SOI ~ 1.5 nm thick is removed for every cycle and T_{SOI} is monitored using ellipsometry, optical contrast and AFM measurements (figure S3). The impact of T_{SOI} on the $I_D V_{BS}$ characteristics is studied in figure S4. I_D reduces dramatically as T_{SOI} decreases because of increasing channel and contact resistance. Raised S/D in an optimized device design would reduce the contact resistance. For $T_{SOI} > 3$ nm, the bottom gate control is poor as evident from the low I_{ON}/I_{OFF} ratio in figure S4 indicating that the SOI layer is very heavily doped.

Once the SOI layer is of the desired thickness ($T_{SOI} \sim 2.5 - 3.5$ nm), the channel region is patterned using photolithography followed by XeF_2 vapor etch. 10 nm thick Ni S/D finger contacts to the channel are patterned using photolithography followed by thermal evaporation and metal liftoff. The devices are annealed at this stage in 5% forming gas for 2 minutes at 350 °C to silicide

the contacts and reduce the contact resistance. Post silicidation, ~ 3 nm thick Al_2O_3 top gate oxide is deposited using thermal atomic layer deposition (ALD) at 200°C followed by the transfer of SWCNTs onto the devices²³. Finally, ~ 40 nm thick Pd contacts are patterned to contact the CNTs as well as the Ni S/D fingers using photolithography followed by electron-beam evaporation and metal liftoff process. The rationale behind patterning the S/D contacts to the SOI in two steps using the 10 nm thick Ni S/D intermediary fingers is to minimize the topography height difference on the chip, which greatly impacts the yield of the CNT transfer step subsequently. All the details of the fabrication process flow are provided in the methods section.




Figure 5: Electrical characteristics of CNT gated SOI MOSFET: (a) $I_D V_{BS}$ (b-c) $I_D V_{GS}$ for different V_{BS} and V_{DS} values respectively. g_m contour plots for (d) fixed V_{DS} and (e) fixed V_{BS} values respectively. Q_{CH} limited by Q_G due to finite DOS of CNT gate.

Figure 5 shows the electrical characteristics measured for the CNT gated SOI MOSFET described in figure 4. The $I_D V_{BS}$ characteristics for a fixed V_{GS} are shown in figure 5a. Figures 5b and 5c show the $I_D V_{GS}$ characteristics for fixed V_{DS} and V_{BS} respectively, which have the quantization signature resulting from the Van Hove singularities and finite DOS of the CNT gate as depicted in figure 3 and figure S2¹⁵. The influence of the bottom gate on the transfer characteristics can be qualitatively understood using figure 5b. The quantization features in $I_D V_{GS}$ correspond to the condition when the V_{GS} is large enough such that $E_{F,G}$ moves into the next higher

sub-band of the CNT. This results in the observed jump in Q_G or Q_{INV} corresponding to the Van Hove singularity at the quantized energy level for the CNT. As V_{BS} is increased Q_{CH} and ψ_s both increase and a larger V_{GS} is required to surpass the same Van Hove singularity. Thus the position of the quantization features shift right with increasing V_{BS} as seen in figure 5b. This dependence of the position of the quantum energy levels on V_{BS} and V_{GS} can be mapped using the g_m contour plot in figure 5d. V_{DS} does not alter the Q_{CH} and ψ_s significantly and hence does not affect the position of the quantization features as is evident from figure 5c and the g_m contour plot in figure 5e.

It is important to note that the quantization features in the $I_D V_{GS}$ characteristics are not because of the ultra-thin nature of the SOI channel. This can be understood from the lack of quantization features in the long-channel $I_D V_{BS}$ characteristics in figure 5a as well as the T_{SOI} dependent $I_D V_{BS}$ measurements in figure S4. Also all the measurements were performed at room temperature and the presence of distinct quantization features in $I_D V_{GS}$ can be explained by the low level of scattering induced distortion. This is because the carriers which are quantum confined in the gate are static and they impact I_D capacitively. The complete dataset for this device as well as electrical characteristics of other representative devices are provided in figures S5 – S7. The likely sources of hysteresis in the transfer characteristics shown in figures S5 – S7 are trapped charges in the ALD Al_2O_3 gate oxide and water molecules and contaminants on top of the CNT and the device which is unpassivated.

3.4 Conclusion

Thus we study the impact of gate C_Q on the electrical characteristics of nanoscale transistors using a bulk silicon MOSFET electrostatics model. For low-dimensional gates, Q_G limits Q_{CH} . We experimentally observe for the first time at room-temperature, gate DOS limited $I_D V_{GS}$ characteristics for an ultra-thin SOI channel transistor with a CNT gate. Further work would involve improving I_{ON} using raised S-D, and increasing the prominence of quantization features by using a high-k top gate oxide to increase C_{OX} .

With continued scaling of transistors it will be of increasing importance to consider the impact of gate C_Q on transistor characteristics and I_D . This effect should be independent of the device architecture (FinFET, Gate-all-around FET, etc.) and proper design of the gate and choice of the material will be important aspects in device design. By tailoring $g(E)$ in the gate, it would be possible to achieve desired transfer characteristics for the device. A specific example is the case of a 0D quantum dot gate on a 1D channel (figure S8). The δ -function gate DOS would result in step-like $I_D V_{GS}$ characteristics which can have potential applications like multi-state logic and memory²⁴. Additionally, the reduced total gate capacitance ($C_G^{-1} = C_{OX}^{-1} + C_Q^{-1}$) would affect the dynamic response of the device and hence affect the circuit performance. Proposals involving the use of low dimensional materials for other applications like the S/D contacts and interconnects,^{2, 4} must also be investigated similarly.

3.5 Methods

Device fabrication and characterization

The fabrication process starts with a silicon-on-insulator (SOI) wafer with ~ 12 nm thick SOI layer, ~ 27.5 nm thick buried oxide (BOX). Low-pressure chemical vapor deposition

(LPCVD) phosphosilicate glass (PSG) is deposited on the wafer at 450 °C, using silane, oxygen and 25% phosphine (in a Tystar furnace) ²¹. Subsequently, rapid thermal annealing (RTA) was carried out at 1000 °C for 30 s to drive dopants into the SOI layer. RTA was repeated 3 more times (total RTA time = 120 s), each time the wafer was rotated by 90°. This was performed to ensure the dopant drive-in and activation was uniform across the wafer, and to offset any non-uniformities in the RTA chamber heat profile. The PSG layer is then completely etched away in 10:1 HF. From ellipsometry, the thickness of the SOI layer post *n*-doping is ~ 9 – 9.5 nm.

The SOI layer is then thinned down using repeated cycles of silicon oxidation followed by removal of the oxide layer. The SOI layer is oxidized using O₂ plasma at 120 W power for 5 minutes. The oxide is then etched using a 10:1 HF dip for 10 s. This constitutes a single cycle, and removes ~ 1.5 nm thick SOI layer at a time. The process is repeated until the SOI layer is thinned down close to ~ 3 nm. Piranha / UV based oxidation may also be used to thin down the SOI layer controllably since it forms a self-limiting oxide layer ~ 1 nm thick similar to the O₂ plasma method ²².

i-line photolithography process is used to pattern the SOI channel regions for the ~ 3 nm thick SOI layer. XeF₂ based etching (using Xactix system) is used to etch the unmasked SOI regions and form the channel. The XeF₂ and N₂ pressures were set at 1 Torr and 7 Torr respectively, each etch cycle was 8 s long and 3 cycles were used. XeF₂ is highly selective against SiO₂, and this was the primary reason for selecting it as an etchant for the SOI channel step, because the BOX is relatively thin to start with. Post resist-removal, another photolithography step using a bilayer liftoff resist / i-line process is used to pattern the S/D fingers. Ni (10 nm) was deposited using thermal evaporation, and the contact finger regions were stripped of any native oxide in 50:1 HF for 25 s, immediately prior to loading the samples for evaporation. Post evaporation and metal liftoff in PG remover at 80 °C for 30 min, the samples were annealed in 5% forming gas at 350 °C for 2 minutes to form nickel silicide at the S/D finger regions and obtain good quality contacts to the SOI layer.

Al₂O₃ (~ 3 nm thick) is deposited on top of the device at 200 °C using thermal ALD (Cambridge Fiji F200 system) based on TMA (Tri-methyl aluminum) and H₂O process. Single walled aligned carbon nanotubes (CNTs) (density of CNTs is ~ 1 – 3 CNTs per 5 μm) are then transferred on top of the device with the CNTs along the direction perpendicular to the SOI channel direction as described in the process details in reference ^{6, 23}. Finally, using bilayer resist photolithography, G contacts are patterned to the carbon nanotubes, and at the same time, pads to the Ni S/D fingers are also patterned. The sample is overdeveloped in the TMAH developer during this step in order to ensure that the ALD Al₂O₃ which is on top of the S/D fingers is completely etched away by the TMAH, ensuring that a good contact can be formed between the S/D fingers and the S/D pads. Finally, 30 nm Pd is evaporated on the samples using electron beam evaporation, followed by metal liftoff in PG Remover at 80 °C for 30 min to complete the device fabrication. The devices are characterized inside a Lakeshore vacuum probe station, at a pressure of ~ 1×10⁻⁵ mbar, using a B1500A / 4155C semiconductor parameter analyzer.

Electrostatic modeling and extraction of Q_{INV}

Q_{INV} is extracted from Q_G using equation 4. Q_G is obtained by solving equations 1 – 3. The units of C_Q are F cm⁻¹, F cm⁻² and F cm⁻³ for 1D, 2D and 3D gates respectively. Q_{INV} and Q_G

are charge densities per unit area. Hence for the case of 1D gates we use, $C_Q' = C_Q/L$ where, L is the length of the GNR or the diameter of the CNT. Similarly, for the case of 3D gates we use $C_Q' = C_Q \cdot h$, where h is the thickness of the gate. For the examples considered in this work, $L = 1.7217$ nm for the GNR ((n,m) = (15,0)) and $L = 2.4408$ nm for the CNT ((n,m) = (18,18)) and $h = 100$ nm for the graphite and TiN 3D gates. $V_{\text{midgap}} = 4.56$ V (corresponding to the intrinsic work function of graphene) was assumed for all the materials in the calculations^{12, 17, 25}. $V_T = 4.56$ V was also assumed when calculating Q_{INV} for an ideal MOSFET in figure 3. A different value of V_{midgap} would simply result in a lateral shift in the calculated plots in figure 3. Modified equations of bulk silicon properties were used in the calculations to account for the dependence on temperature²⁶.

$$N_C = 6.2 \times 10^{15} \times T^{3/2} \text{ cm}^{-3}$$

$$N_V = 3.5 \times 10^{15} \times T^{3/2} \text{ cm}^{-3}$$

$$E_{G,Si} = 1.17 - \frac{4.73 \times 10^{-4} T^2}{T + 636} \text{ eV}$$

$$N_A^- = \sqrt{\frac{N_V N_A}{2}} e^{-\frac{E_A}{kT}}$$

Here N_A is the doping of bulk silicon, E_A corresponds to the Boron dopant activation energy in silicon which is 0.045 eV²⁷. For all calculations, we assume $N_A = 10^{13} \text{ cm}^{-3}$, $T_{\text{OX}} = 2$ nm and dielectric constant of high-k oxide $k_{\text{OX}} = 25$.

3.6 Supporting Information




Figure S1: Density of states for different materials used in the calculations for figure 3. 3D: TiN and graphite ($h = 100$ nm thick gates); 2D: graphene and monolayer WTe₂; 1D: CNT and GNR gates




Figure S2: Gate charge Q_G as a function of the electrostatic potential of the gate (V_Q) at $T = 10$ K and 300 K for CNT and GNR gate electrodes





Figure S3: Monitoring the thickness of SOI layer as a function of number of etch cycles using ellipsometry, atomic force microscopy (AFM) (post etching of channel using XeF_2) and optical contrast (camera image). Ellipsometry measurements have an error bar calculated from 3 measurements conducted on different parts of the sample. The AFM measured values are slightly higher since the XeF_2 etch is not 100% selective against SiO_2 and thus the total height from AFM equals T_{SOI} + thickness of etched SiO_2 which is typically ~ 0.5 nm. T_{SOI} reduces by ~ 1.5 nm every etching cycle




Figure S4: $I_b V_{BS}$ characteristics for different values of T_{SOI} . $I_b V_{DS}$ characteristics are also shown for $T_{SOI} = 1.66$ nm and 3.13 nm.




Figure S5: (Other data for device in figure 5) $I_D V_{GS}$ characteristics at fixed V_{DS} and varying V_{BS} plotted on the (a) linear and (b) log y-axis scale showing the right shift of the quantization features with increasing V_{BS} . (c) $I_D V_{GS}$ characteristics keeping V_{BS} fixed, and stepping the V_{DS} voltage.




Figure S5 (continued): (Other data for device in figure 5) (d) g_m contour maps as a function of V_{DS} and V_{GS} for a fixed V_{BS} . (e) $I_D V_{DS}$ characteristics for different values of V_{BS} keeping V_{GS} fixed. (f) $I_D V_{BS}$ characteristics for different values of V_{DS} keeping V_{GS} fixed




Figure S6: Device data for device 2. $I_D V_{GS}$ characteristics at fixed V_{DS} and varying V_{BS} for both sweep directions, and the $I_D V_{BS}$ characteristics at fixed V_{GS} . Differences in transfer characteristics arise from differences in chirality of CNT gate, varying T_{SOI} , C_{OX} and other similar parameters affected by batch-to-batch process variations.




Figure S7: Device data for device 3. $I_D V_{GS}$ characteristics at fixed V_{DS} and varying V_{BS} for both sweep directions, and the $I_D V_{BS}$ characteristics at fixed V_{GS} . Differences in transfer characteristics arise from differences in chirality of CNT gate, varying T_{SOI} , C_{OX} and other similar parameters affected by batch-to-batch process variations.





Figure S8: Schematic for a conceptual device with a 0D quantum dot gate with a 1D CNT channel. The gate DOS is limited and consists of δ -functions corresponding to each quantized energy level. The C_Q and Q_{INV} in the channel will have a step like dependence on V_{GS} corresponding to the integrated DOS shown in the figure. This device structure can have potential applications in multi-level logic or memory.

References:

1. Park, J. K.; Song, S. M.; Mun, J. H.; Cho, B. J. *Nano Letters* **2011**, 11, (12), 5383-5386.
2. Lee, Y. T.; Choi, K.; Lee, H. S.; Min, S. W.; Jeon, P. J.; Hwang, D. K.; Choi, H. J.; Im, S. *Small* **2014**, 10, (12), 2356-2361.
3. Llinas, J. P.; Fairbrother, A.; Borin Barin, G.; Shi, W.; Lee, K.; Wu, S.; Yong Choi, B.; Braganza, R.; Lear, J.; Kau, N.; Choi, W.; Chen, C.; Pedramrazi, Z.; Dumsloff, T.; Narita, A.; Feng, X.; Müllen, K.; Fischer, F.; Zettl, A.; Ruffieux, P.; Yablonovitch, E.; Crommie, M.; Fasel, R.; Bokor, J. *Nature Communications* **2017**, 8, (1), 633.
4. Wang, N. C.; Sinha, S.; Cline, B.; English, C. D.; Yeric, G.; Pop, E. In *Replacing copper interconnects with graphene at a 7-nm node*, 2017 IEEE International Interconnect Technology Conference (IITC), 16-18 May 2017, 2017; pp 1-3.
5. Qiu, C.; Zhang, Z.; Xiao, M.; Yang, Y.; Zhong, D.; Peng, L.-M. *Science* **2017**, 355, (6322), 271-276.
6. Desai, S. B.; Madhvapathy, S. R.; Sachid, A. B.; Llinas, J. P.; Wang, Q.; Ahn, G. H.; Pitner, G.; Kim, M. J.; Bokor, J.; Hu, C.; Wong, H.-S. P.; Javey, A. *Science* **2016**, 354, (6308), 99-102.
7. Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. *Nature Nanotechnology* **2011**, 6, 147.
8. Datta, S., *Quantum Transport Atom to Transistor*. Cambridge University Press: May 2013.
9. Luryi, S. *Applied Physics Letters* **1988**, 52, (6), 501-503.
10. An, Y.; Shekhawat, A.; Behnam, A.; Pop, E.; Ural, A. *Applied Physics Letters* **2016**, 109, (22), 223104.
11. Sze, S. M., *Physics of Semiconductor Devices*. 3rd Edition ed.; Oct 2006.
12. Yan, R.; Zhang, Q.; Li, W.; Calizo, I.; Shen, T.; Richter, C. A.; Hight-Walker, A. R.; Liang, X.; Seabaugh, A.; Jena, D.; Xing, H. G.; Gundlach, D. J.; Nguyen, N. V. *Applied Physics Letters* **2012**, 101, (2), 022105.
13. Gerischer, H.; McIntyre, R.; Scherson, D.; Storck, W. *The Journal of Physical Chemistry* **1987**, 91, (7), 1930-1935.
14. Lherbier, A.; Roche, S.; Restrepo, O. A.; Niquet, Y.-M.; Delcorte, A.; Charlier, J.-C. *Nano Research* **2013**, 6, (5), 326-334.
15. Seol, G.; Yoon, Y.; Fodor, J. K.; Guo, J.; Matsudaira, A.; Kienle, D.; Liang, G.; Klimeck, G.; Lundstrom, M.; Saeed, A. I., CNTbands. 2006.
16. Patsalas, P.; Kalfagiannis, N.; Kassavetis, S. *Materials* **2015**, 8, (6), 3128.
17. Vitale, S. A.; Kedzierski, J.; Healey, P.; Wyatt, P. W.; Keast, C. L. *IEEE Transactions on Electron Devices* **2011**, 58, (2), 419-426.
18. Jiang, Y. C.; Gao, J.; Wang, L. *Scientific Reports* **2016**, 6, 19624.

19. *WTe₂ Crystal Structure: Datasheet from "PAULING FILE Multinaries Edition – 2012" in SpringerMaterials* (https://materials.springer.com/isp/crystallographic/docs/sd_0453184), Springer-Verlag Berlin Heidelberg & Material Phases Data System (MPDS), Switzerland & National Institute for Materials Science (NIMS), Japan.
20. Lv, H. Y.; Lu, W. J.; Shao, D. F.; Liu, Y.; Tan, S. G.; Sun, Y. P. *EPL (Europhysics Letters)* **2015**, 110, (3), 37004.
21. Fahad, H. M.; Shiraki, H.; Amani, M.; Zhang, C.; Hebbbar, V. S.; Gao, W.; Ota, H.; Hettick, M.; Kiriya, D.; Chen, Y.-Z.; Chueh, Y.-L.; Javey, A. *Science Advances* **2017**, 3, (3).
22. Jang, H.; Lee, W.; Won, S. M.; Ryu, S. Y.; Lee, D.; Koo, J. B.; Ahn, S.-D.; Yang, C.-W.; Jo, M.-H.; Cho, J. H.; Rogers, J. A.; Ahn, J.-H. *Nano Letters* **2013**, 13, (11), 5600-5607.
23. Patil, N.; Lin, A.; Myers, E. R.; Ryu, K.; Badmaev, A.; Zhou, C.; Wong, H. S. P.; Mitra, S. *IEEE Transactions on Nanotechnology* **2009**, 8, (4), 498-504.
24. Lee, S. J.; Shin, N. H.; Ko, J. J.; Park, M. J.; Kummel, R. *Semiconductor Science and Technology* **1992**, 7, (8), 1072.
25. Su, W. S.; Leung, T. C.; Chan, C. T. *Physical Review B* **2007**, 76, (23), 235413.
26. Silicon materials properties.
<http://www.ioffe.ru/SVA/NSM/Semicond/Si/bandstr.html#Temperature>
27. Hu, C. C., *Modern Semiconductor Devices for Integrated Circuits*. 2010.

⁴Strain Induced Indirect to Direct Bandgap Transition in Few-Layer WSe₂

4.1 Introduction

Transition metal dichalcogenides (TMDCs) are a class of materials consisting of transition metals M-(Mo, W, Sn, etc.) covalently bonded to chalcogens X-(S, Se, Te) which arrange in stacked layers held together by Van der Waals forces. Due to their layered structure and sizable bandgaps, semiconducting TMDCs such as MoS₂ and WSe₂ have established themselves as strong candidates for future electronic and optoelectronic applications¹⁻⁸. It has been shown that monolayer MoS₂ and WSe₂ exhibit a direct bandgap (K-K) with strong photoluminescence (PL)⁹⁻¹¹. For example, monolayer MoS₂ has a high PL quantum yield on the order of $\sim 4 \times 10^{-3}$ (ref. 9), and monolayer WSe₂ is found to exhibit greater PL intensity than MoS₂ (ref. 11). However, multilayers of these TMDCs have an indirect bandgap and show significantly weaker PL^{9, 11, 12}. The indirect nature of multilayer TMDCs therefore limits their application in optoelectronic devices such as light-emitting diodes, photodetectors and lasers.

Strain can be used to modulate the band structure and engineer the properties of a material. Specifically, the lattice constant and van der Waals gap for TMDCs change by strain. This leads to a direct change in the electronic band structure and hence the energies of the conduction band (CB) minima and valence band (VB) maxima for the material. If the energy difference of the indirect and direct bandgaps is small, then it may be possible to achieve a crossover from one to the other using strain. For example, Ge shows an indirect to direct bandgap transition when strained due to the small difference of its two energy bandgaps^{13, 14}. The effect of strain on TMDCs has been studied for MoS₂ as a model TMDC material¹⁵. However for MoS₂ multilayers, the direct and indirect bandgap differ by a large value (i.e., ~ 300 meV for bilayer MoS₂)⁹ and hence no transition is seen on the application of up to 2.2% uniaxial tensile strain¹⁵. In contrast to MoS₂, WSe₂ multilayers have a much smaller difference between the direct and indirect bandgaps, on the order of 40 meV for bilayer WSe₂¹⁶. Thus, a crossover from indirect to direct bandgap should be possible in multilayer WSe₂ for practically achievable strain values, similar to the case of Ge. However, to date, strain engineering of WSe₂ multilayers has not been explored, and this unique property of WSe₂ has not been exploited.

In this work, we experimentally demonstrate a drastic increase in PL intensity for multilayer WSe₂ (2-4 layers thick) by applying uniaxial tensile strain of up to $\sim 2\%$. The maximum PL amplification observed at this strain for bilayer WSe₂ is $\sim 35\times$. The PL intensity of strained bilayer WSe₂ is comparable to that of an unstrained WSe₂ monolayer measured under similar experimental conditions. A significant PL intensity increase is also detected for trilayer and

⁴ Reprinted with permission from Sujay B. Desai, et. al., *Nano Letters*, 14 (8), 4592–4597, 2014, Copyright 2014 American Chemical Society

quadlayer WSe₂ upon uniaxial strain. Density functional theory (DFT) calculations further confirm a strain-induced indirect to direct transition in multilayer WSe₂, due to opposite shifts of the CB minima at the K and Σ points in the reciprocal space, explaining the PL emission enhancement observed in the experiment.

4.2 Uniaxial tensile strain in bilayer WSe₂

A two-point bending method is used to apply uniaxial tensile strain to the WSe₂ flakes, as illustrated in Fig. 1a. WSe₂ is first exfoliated onto a Si/SiO₂ (260 nm thick) substrate which is mapped using an optical microscope^{17, 18} (and atomic force microscope) to find flakes with the desired number of layers (1-4). Each flake is then transferred to a clear and flexible polyethylene terephthalate glycol-modified (PETG) substrate of 1.5 mm thickness using poly methyl methacrylate (PMMA) as the transfer medium¹⁹. The PMMA caps the flake on the PETG and acts as a clamp thus enabling the application of large strain. The bent PETG is approximated by a circular arc for calculation of strain which can be computed as shown in Fig. 1a (more details on the sample preparation and strain calculation can be found in the supporting information (SI)).




Figure 1: (a) Schematic of the two-point bending apparatus along with the method to compute strain. WSe₂ flake encapsulated by PMMA is transferred onto flexible PETG. τ is the thickness of the PETG, ϵ is the strain, θ is the angle of the tangent at the minimum strain point and $2a$ is the separation of the bent PETG. (b) Raman spectra for bilayer WSe₂ at different strain. E_{2g}^1 degeneracy breaks under strain and the mode splits into E_{2g}^{1-} and E_{2g}^{1+} which show a left and right shift from the original Raman peak. Inset shows the optical microscope image of the bilayer WSe₂ flake used in this study. (c) The schematic of E_{2g}^1 and A_{1g} Raman active modes of WSe₂.

In addition to the WSe₂ flake of interest, a MoS₂ monolayer is also transferred onto the same PETG in close proximity to the WSe₂ flake. This MoS₂ monolayer serves as an internal reference for predicting strain using data in reference 15, in addition to calculating strain from the bending geometry. Fig. S1a and Fig. S1b show the evolution of the PL and Raman data for the monolayer MoS₂ reference with strain. The strain predicted using this reference sample shows an almost 1:1 correlation with the calculated strain from the bending geometry as is shown in Fig. S1c. Raman and PL measurements (Horiba Scientific LabRAM HR 800) were taken for strained WSe₂ at several representative spots with site-to-site variation arising from local strain profile of the flakes (see SI, Fig. S2). A 532 nm laser with 8-80 μW power and a spot size of ~0.5 μm was used. The lowest laser power giving appreciable signal-to-noise ratio (SNR) is used in order to prevent damage to the TMDC flakes, while making sure that the Raman and PL peaks do not shift due to heating effects in the sample.

4.3 Raman spectroscopy and photoluminescence enhancement

Fig. 1b shows the Raman spectra for bilayer WSe₂ under different uniaxial tensile strain up to ~ 1.43%. The atomic vibrations corresponding to the E_{2g}¹ (in-plane) and A_{1g} (out-of-plane) Raman modes for WSe₂ are shown in Fig. 1c^{16,20}. Under application of strain, the degeneracy of the E_{2g}¹ mode is broken and the peak splits into two peaks, E_{2g}¹⁺ and E_{2g}¹⁻. The two peaks move in opposite directions from the original peak, with E_{2g}¹⁻ left shifting by a large amount compared to the E_{2g}¹⁺ peak which shows a right shift. Raman shift is an indicator of the amount by which the lattice constant is changed. Also a left shift indicates tensile strain or increase in the lattice constant whereas a right shift indicates compressive strain or a reduction in the lattice constant. Thus E_{2g}¹⁻ and E_{2g}¹⁺ correspond to the vibrational modes parallel and perpendicular to the direction of strain. The peak splitting increases as strain is increased. Thus Raman splitting and shift are clear indicators of strain application on the sample.

Fig. 2a depicts the evolution of the bilayer WSe₂ PL with strain. A drastic enhancement in PL intensity for bilayer WSe₂ is clearly seen as the uniaxial tensile strain is increased. The peak at no strain is broad and the PL peak intensity is more than an order of magnitude less than that for unstrained monolayer WSe₂ which is also shown in Fig. 2a for reference. As strain increases, a second peak at higher energy corresponding to the direct valley transition (K_C-K_V) appears (In the notation K_C, Σ_V, etc., the subscript C and V represent the CB minima and VB maxima of the electronic band structure respectively with the corresponding position in the reciprocal space given by K, Σ, Γ, etc. Refer to SI Fig. S3 for more information). This peak shows a red shift with increasing strain and at the same time the PL intensity increases significantly. Simultaneously, we also observe the peak corresponding to the indirect valley transition (Σ_C-K_V) showing a small blue shift. At ~ 1.5% strain, the bilayer PL intensity is amplified by ~25×. The full width half maximum (FWHM) also decreases from 110 meV at 0% strain to 62 meV at 1.5% strain which is comparable to the FWHM for unstrained monolayer WSe₂ (61.6 meV). The PL signal from the strained bilayer WSe₂ is comparable to that from the unstrained monolayer WSe₂ measured under identical laser power and acquisition time conditions.




Figure 2: (a) Bilayer WSe₂ PL spectra at different strain. PL of unstrained monolayer WSe₂ on SiO₂ is shown for comparison. Inset shows the optical microscope image of the bilayer WSe₂ flake used in this study. (b) Electronic band structure for bilayer WSe₂ with and without strain using HSE-DFT. CB and VB changes under strain are clearly seen with the K point CB minima decreasing drastically in energy whereas the Σ point CB minima increases slightly; thus showing the indirect to direct bandgap transition. (c) Bandgap energies for different transitions of bilayer WSe₂ calculated using HSE-DFT.

4.4 Density functional theory calculations

The drastic increase in the PL intensity and reduction of FWHM for bilayer WSe₂ under strain can be understood with the help of DFT calculations. In this study DFT calculations were performed using the projector-augmented wave (PAW) pseudo-potential through the Vienna Ab-initio simulation package (VASP)^{21,22}. For the atomic structural relaxation, generalized gradient approximation (GGA) method was used with Perdew–Burke–Ernzerhof (PBE) exchange-correlation functional²³. The Brillouin-zone sampling was done by the 9×9×1 Monkhorst-Pack scheme. It is well-known that the DFT calculation within GGA underestimates the bandgap of a semiconductor, thus, to obtain more accurate E-*k* relation, Heyd-Scuseria-Ernzerhof (HSE) exchange correlation potential with spin orbit coupling was used to model the band structure with increased k-point sampling of 15×15×1 (ref. 24). HSE gives a larger bandgap than LDA and GGA simulations, but a smaller bandgap than GW calculations. It has also been indicated that the optical gap is related to the GW bandgap subtracting the exciton binding energy. To verify, GW quasi-particle (QP) calculation, non-self-consistent G₀W₀ was also performed (details can be found in the SI Fig. S7)²⁵. The band-structure by the G₀W₀ calculations has an approximately *k*-independent shift of the conduction bands with regard to the valence bands (0.65 eV increase between K_C-K_V), without changing the direct or indirect bandgap feature (see Fig. S7), similar to what has been shown before with or without strain²⁶. The GW bandgap is larger than HSE

bandgaps. An exciton binding energy of about 1eV has been reported for monolayer dichalcogenide materials, but with uncertainty. The value varies by about a factor of two if different k point grids are used in simulation²⁶, and it decreases by about a factor of two from monolayer to bilayer²⁷. It is also dependent on the surrounding electrostatic environment. The uncertainty of the exciton binding energy makes a comparison to experiment difficult. On the other hand, it is found that the PL peak energy agrees with the bandgap of the HSE calculation. This is a coincidence, which could be due to cancellation of the blue shift by GW correction and red shift by exciton binding. Nevertheless, instead of introducing fitting parameters for uncertainty of the exciton binding energy, the band-structures from the HSE calculations with spin orbit coupling (SOC) are presented next, since we are mainly interested in the indirect to direct bandgap transitions with strain applied. Structure relaxation was first performed to determine the relaxed atomistic structure in the presence of uniaxial strain, and the band structure in the presence of strain was subsequently calculated.

Fig. 2b compares the electronic band structure for bilayer WSe₂ at 0% and 1.5% uniaxial tensile strain calculated within DFT using the HSE exchange-correlation functional. Inspection of Fig. 2b reveals that 1.5% strain lowers the energy of the CB minima at the (six-fold degenerate) K points by 86 meV resulting in a transition from indirect to direct bandgap. The energy of the CB minima at the Σ points interestingly shows an increase of 27 meV at 1.5% strain. The transition from indirect to direct bandgap predicted by DFT thus qualitatively explains the 25 \times increase in PL intensity observed experimentally at \sim 1.5% strain (Fig. 2a).

The CB minima at the K points of WSe₂ exhibit dominant W d_{z^2} orbital character (refer to SI Fig. S4). Under strain, the interlayer W-W distance changes and hence the orbital overlap. As a result, the energy of the CB minima at the K-points changes by a large amount leading to a crossover from indirect to direct bandgap. The different bandgap energies as calculated using DFT are compiled in Fig. 2c. The transition from indirect to direct bandgap is predicted to happen at \sim 0.625% strain. Experimentally the transition is observed at a higher strain value, however, the trend predicted by DFT is consistent with the experimental data. This discrepancy between DFT and the experimental data can be attributed to the underestimation of bandgap from DFT calculations or from a difference between applied and actual strain due to local strain effects as discussed in Fig. S2.

4.5 Photoluminescence amplification factor model

To understand the PL intensity amplification quantitatively, the electron occupancy at the direct CB valleys at the K-points must be considered. Fig. 3a schematically illustrates the occupancy of the CB and the VB under laser illumination. The Fermi level splits into quasi-Fermi levels for electrons, F_n and holes, F_p respectively. Tensile strain changes the CB minima, with the direct CB valleys K_c moving down while the indirect CB valleys Σ_c moving up in energy. The occupancy of electrons in each valley therefore correspondingly changes with strain.




Figure. 3: (a) Schematic band structure, qualitatively showing occupancy of K_C and Σ_C CB minima at strain and zero-strain conditions and under illumination. (b) Bilayer WSe_2 PL amplification versus strain. Experimental data for multiple WSe_2 samples measured at several spots on the flake show increasing PL amplification with increasing strain. Theory prediction using HSE-DFT is consistent with the experimental trend. Symbols represent average PL amplification whereas the error bars represent the maximum and minimum error.

We make a set of simplifying assumptions to arrive at the theoretical prediction. To first order, we assume there is no radiative recombination from the indirect transition (Σ_C - K_V) and all the radiative recombination is from the direct transition (K_C - K_V) only. This is a fair assumption given that a radiative recombination event for the indirect bandgap requires a phonon for momentum conservation, which makes the probability of the event very small compared to radiative recombination for the direct bandgap (K_C - K_V). Next, the internal radiative efficiency η_{int} for the K_C - K_V transition is given by Eq. 1,

$$\eta_{int} = \frac{Anp}{Anp + Bnp^2 + Cn} = \frac{Ap}{Ap + Bp^2 + C} \quad (1)$$

Here ' Anp ' represents the radiative recombination rate given by the product of the electron concentration n in the CB valley, the majority hole concentration p in the VB and the rate constant A . The other two terms, B and C represent the non-radiative recombination rate constants for Auger and Shockley-Read-Hall (SRH) processes, respectively²⁸. We see that η_{int} depends only on the majority carrier concentration and we assume the rate constants A , B and C to be constant with strain. The PL intensity is given by Eq. 2,

$$PL \propto \left[\eta_{int} \times \frac{n(DG)}{n(DG) + n(IG)} \times (n(DG) + n(IG)) \right] \quad (2)$$

where $n(DG)$ and $n(IG)$ are the number of electrons in the direct and indirect CB valley respectively. Thus the PL intensity is proportional to the fraction of radiative recombination from the direct valley, fraction of carriers in the direct valley and total number of carriers generated by laser illumination. PL amplification (ratio of the PL peak intensity at non-zero strain to that at zero strain) can thus be described by Eq. 3,

$$PL \text{ amplification} = \frac{n(DG)_{strain}}{n(DG)_{zero \text{ strain}}} \quad (3)$$

Using the Boltzmann approximation for calculating carrier concentrations we get,

$$PL \text{ amplification} = \frac{e^{\left(\frac{-E_G(DG)_{strain}}{kT}\right)}}{e^{\left(\frac{-E_G(DG)_{zero \text{ strain}}}{kT}\right)}} \quad (4)$$

Here $E_G(DG)_{zero \text{ strain}}$ and $E_G(DG)_{strain}$ are the direct bandgap (DG) values at zero strain and non-zero strain conditions respectively. These are taken from the DFT calculations for different strain points and thus we get the theoretical prediction of PL amplification. Since the CB valley shifts linearly with strain, the PL amplification changes exponentially with strain, as indicated by the red line in Fig. 3b. Figure 3b also shows the PL amplification vs. strain for multiple bilayer WSe₂ samples for different representative spots (represented by the error bars) along with the experimental data fit. The theoretical prediction using DFT is consistent with the experimental data, with only a slightly steeper slope. This difference between experiment and calculation can be due to the reasons highlighted earlier and also due to the simplifying assumptions related to the rate constants A, B, and C in Eq. 1.

4.6 Mono, tri and quad layer WSe₂ strain

We also examined the effect of strain on different thicknesses of WSe₂. Fig. 4a-b show the PL and Raman data for monolayer WSe₂ under strain. Raman spectra clearly show the splitting and shift of the Raman modes as is observed for bilayer WSe₂ indicating application of strain. PL for monolayer WSe₂ shows a drastic increase with strain. This indicates that monolayer WSe₂ remains direct bandgap even under uniaxial tensile strain and the difference between the indirect and direct CB minima increases further, as predicted by Eq. 4. The results are consistent with the HSE-DFT analysis shown in Fig. S5a-b and are in stark contrast to monolayer MoS₂ behavior which in fact undergoes a direct to indirect transition on application of uniaxial tensile strain¹⁵. The PL and corresponding Raman spectra at different strain for trilayer and quadlayer WSe₂ are shown in Fig. 4c-d and Fig. 4e-f respectively. The background PL from the PMMA and PETG is subtracted from the trilayer and quadlayer WSe₂ PL. The PL intensity gets amplified with strain for both trilayer and quadlayer. We also see a second peak corresponding to the direct gap appearing at higher energy which shows a red shift with increasing strain. Thus all results and trends are consistent with earlier observations for bilayer WSe₂. The decreasing PL amplification as a function of number of layers, for a given strain, is an indicator that the direct to indirect CB valley difference increases with thickness¹⁶.




Figure 4: PL and Raman spectra at different strain for (a-b) Monolayer, (c-d) Trilayer and (e-f) Quadlayer WSe₂. In (c) and (e), a second peak corresponding to K_C-K_V transition is seen at higher energies which red shifts with strain. Σ_C-K_V peak blue shifts by a slight amount. Raman spectra in all cases show splitting under strain.

The PL trends of Fig. 2 and Fig. 4 together as a function of layer thickness can be understood by looking at the relative occupancies of the K_C ($\frac{n(DG)}{n(DG)+n(IG)}$) and Σ_C ($\frac{n(IG)}{n(DG)+n(IG)}$) valleys when illuminated by the laser as shown in Fig. 5a. The peak values (for WSe₂ 2-4 layers) are extracted from the PL data of Fig. 2a and Fig. 4c, e. As the K_C - Σ_C difference reduces with increasing strain, the PL increases drastically resulting in the two peaks merging. From the occupancy plots we can clearly understand the dependence of the critical strain required to bring about an indirect to direct bandgap crossover, on the number of layers. Bilayer WSe₂ shows an increase in the K_C occupancy at a lower strain as compared to trilayer. The same trend is valid between trilayer and quadlayer WSe₂. Fig. 5b shows the PL amplification at ~1% strain as a function of layer number. The PL amplification achievable for a given strain value reduces as layer number increases. Fig. S6a-b show the PL and Raman spectra at different strain values for bulk WSe₂ (~ 30 nm). We see a slight Raman peak splitting for bulk WSe₂ but no significant change in the PL spectrum. This is consistent with the fact that the difference of ~ 200 meV between the indirect and the direct CB minima for bulk WSe₂ at zero strain¹⁶ is so large that it is difficult to induce a crossover from indirect to direct bandgap with the maximum strain achievable by the

experiment. We thus see a drastic increase in the PL intensity only for few-layer (1-4) WSe₂ samples due to limitation of the maximum strain applicable by the experimental setup.




Figure 5: (a) Relative occupancy of the direct and indirect CB minima for bilayer, trilayer and quadlayer WSe₂ as a function of strain. Peak values for occupancy calculations are extracted from the PL data. (b) PL amplification at 1% strain vs. number of layers. PL amplification reduces with layer number since the direct and indirect bandgap difference at zero strain increases with layer number.

In conclusion, WSe₂ multilayers are shown to exhibit drastic increase in PL intensity under the application of uniaxial tensile strain. Multilayer WSe₂ with a direct bandgap is experimentally demonstrated and predicted by DFT by applying tensile strain. Moving forward, band structure and bandgap engineering with strain can be used as a method to change the mobility of carriers in WSe₂. At the same time, increased PL emission properties make strained multilayer WSe₂ a promising contender for optoelectronic devices. In addition to emission properties, future absorption studies under strain would provide great insight into the potential use of WSe₂ in applications like photovoltaics and photodetectors.

4.7 Supporting information

Sample preparation method:

WSe₂ (2dsemiconductors.com) was mechanically exfoliated using the adhesive tape method onto 260 nm SiO₂/Si substrate (SVM wafers). The chips were mapped to find the flakes of desired thickness using an optical microscope based on the color and contrast of the flakes, which is determined by the thickness of the underlying oxide (260 nm) and the refractive index of WSe₂. The flakes were then transferred by a dry transfer technique¹⁹ using PMMA (MicroChem) as the transfer medium, onto a clear and flexible PETG substrate of 1.5 mm thickness. The samples

were subsequently annealed at 125° C for 5 minutes so that the flake and PMMA handling medium stick to the PETG. The partial thermoforming /softening of the PETG at the annealing temperature helps clamp the flake along with the PMMA enabling the application of large strain.

Strain Calculation and MoS₂ internal reference:

The bent PETG substrate is approximated as a circular arc for the purpose of strain calculation. A snapshot of the bent PETG is taken at each strain condition and then the parameters ‘ θ ’ and ‘ a ’ as shown in Fig. 1a are extracted. The strain at the top surface of the PETG is given by $\epsilon = \frac{\tau}{2R}$ where τ is the thickness of the PETG and R is the radius of the bent PETG. From geometry $R = \frac{a}{\sin\theta}$ which gives $\epsilon = \frac{\tau \sin\theta}{2a}$. The computed strain is valid for low angles of ‘ θ ’. At large ‘ θ ’ the circular arc approximation fails and the maximum strain is ~ 20% higher²⁹. For this work, all strain values are computed using the circular arc approximation. The strain computed is also compared with strain calculated from a MoS₂ internal reference flake which is discussed in Fig. S1 in more detail.




Figure S1: (a) PL spectra for monolayer MoS₂ for varying strain. The shift in the PL peak is used to calculate strain from reference¹⁵. The absolute peak value is different from that in ref.¹⁵ possibly due to substrate effects (Reference¹⁵ used polycarbonate whereas we use PETG). (b) Raman spectra for monolayer MoS₂ for varying strain. Again the shift in the Raman peak is used to compute strain from reference¹⁵. (c) The strain from the PL and Raman references in (a) and (b) is plotted versus the strain computed for the same samples from our own two-point bending calculation showing an almost 1:1 correlation.

Local Strain effects and reversibility of strain:

The Raman and PL measurements over multiple spots on a flake show that small local variations in strain exist on a flake even at zero strain. The local strain effects can be due to multiple reasons such as existing defects, ripples, folds or edges in the flake. In addition small strain can also be induced by thicker adjacent flakes or during the processing of the sample. Multiple spots on a flake were measured and representative data discussed in this work represents the modal trends seen at each strain. A PL line scan on a bilayer sample also shows that local strain variations are over a much larger scale than the spot size of the laser.




Figure S2: (a) Optical image of bilayer WSe₂ flake showing the spots where PL and Raman spectra are measured. (b) PL spectra for different spots at a given strain indicating the variation in PL due to local strain effects.

Repeated straining experiments with PETG samples were also performed to check the reversibility of strain application. This is important so as to verify that the flake does not slip on the substrate and the strain measured is actually the strain imparted to the flake. The reversibility in trends for a bilayer sample were seen up to a strain of $\sim 1.04\%$. For very large strain, the PETG enters the plastic regime and cannot return to its original unbent shape.

Density functional theory analysis of WSe₂ under uniaxial tensile strain:

Heyd-Scuseria-Ernzerhof (HSE) exchange correlation potential with spin orbit coupling was used to model the electronic band structure for WSe₂. An ultra-soft PAW pseudo-potential with semi-core electrons and a cut-off energy of 400eV for the plane waves was used. For strained WSe₂, structure relaxation was first performed to determine the relaxed atomistic structure in the presence of uniaxial strain, and the band structure in the presence of strain was subsequently calculated. Structural relaxation is achieved by minimizing the energy with a tolerance of 1 meV (for total energy in the range of 44-45eV). Fig. S3 schematically represents the direction of application of strain in the DFT calculations and the reciprocal space of WSe₂.




Figure S3: (a) Top view of WSe₂ showing direction of strain (b) Side view of WSe₂ (c) Real and reciprocal space of WSe₂ with and without strain. Reciprocal space shows the K, M, Σ and Γ points.

We see that the crystal lattice and the reciprocal space get stretched when strain is applied. For monolayer WSe₂ as strain is applied the intra-layer Se-Se distance decreases; whereas for bilayer WSe₂ the Se-Se intra-layer and inter-layer distances decreases whereas the W-Se bond length at the outer Se increases. The degeneracy of the 6 K points is however maintained because the positions of the K, M, Σ , etc. points may have changed, but the E- k relation along two different directions say K- Γ and K'- Γ (Fig. S3c) will still be the same because the reciprocal lattice vectors have also changed.




Figure S4: Electronic band structure for unstrained monolayer WSe₂ from HSE-DFT simulations showing the relative contribution of different orbitals to the energy bands, which is directly proportional to the size of the circles on the curves. (a) W atom orbital and (b) Se atom orbital contributions. (c-g) Different W orbital contributions to the energy bands.

Fig. S4a and Fig. S4b clearly illustrate that the W atom orbitals dominantly contribute to the energy bands near the conduction band (CB) minima and the valence band (VB) maxima. From Fig. S4c to Fig. S4g we also understand that the contribution of the W d_{z^2} orbital to the CB minima at the K point is maximum. The above observations are found to be true for bilayer WSe₂ as well from the DFT calculations. Thus change of the interlayer W-W distance in strained bilayer WSe₂ and hence the orbital overlap for the d_{z^2} orbitals affects the CB minima at the K point drastically and leads to an indirect to direct bandgap transition as explained in Fig. 2b in the main text.

Effect of uniaxial tensile strain on monolayer WSe₂:

Monolayer WSe₂ PL spectra at different strain in Fig. 4a clearly show an increase in PL intensity with increasing strain. Also peak shifts and FWHM becomes narrower. For no strain case the PL peak is at 1.7eV (shifted from 1.65eV when on SiO₂) and also shows a significant red tail. This can be possibly due to substrate and excitonic effects in WSe₂. Raman spectra at different strain for monolayer WSe₂ in Fig. 4b show peak splitting of the E_{2g}^1 mode indicating that strain is applied on the flake.




Figure S5: (a) Electronic band structure for monolayer WSe₂ from HSE-DFT simulations showing the bandstructure with and without strain. CB minima at K point moves down drastically indicating that monolayer WSe₂ remains direct bandgap even under tensile strain and the difference between the indirect and the direct valleys increases further. (b) Indirect and direct bandgap values obtained from HSE-DFT simulations for monolayer WSe₂.

Raman and PL spectra at different strain for bulk WSe₂:




Figure S6: (a) PL and (b) Raman spectra at different strain for bulk WSe₂. Inset shows corresponding flake. Peak splitting seen in all spectra at non-zero strain. PL spectra at different

strain for bulk WSe₂ show no change in PL consistent with the fact that for bulk WSe₂ the direct and indirect bandgap difference is very large ($\sim 200\text{meV}$)¹⁶, thus requiring huge strain for a crossover.

G₀W₀ calculation approach:

In the following GW quasi-particle (QP) calculation, non-self-consistent G₀W₀ was used to reduce the computational cost²⁵. Same atomistic relaxed structure was used as in the main text. HSE exchange-correlation functional was used to obtain wave functions for the GW calculation. Although this step is not essential, this method has been suggested to improve agreement with experiments³⁰. The Brillouin zone sampled with a $6 \times 6 \times 1$ k-point mesh. The band-structure was Wannier interpolated using the WANNIER90 program³¹. From the figure S7a, ~ 0.65 eV shift of CBM as regard to the valence band can be observed. In figure S7b, splitting the valence bands due to spin orbital coupling is shown.




Figure S7: (a) Comparison of Wannier interpolated HSE-DFT and G₀W₀ calculation. SOC is not considered and no strain is applied. (b) Comparison of spin orbital coupling (SOC) effect in HSE-DFT calculation. Band splitting in the K point of the valence band can be observed.

References

1. Novoselov, K. S.; Jiang, D.; Schedin, F.; Booth, T. J.; Khotkevich, V. V.; Morozov, S. V.; Geim, A. K. *Proc. Natl. Acad. Sci. USA* **2005**, 102, (30), 10451-3.
2. Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. *Nat. Nanotechnol.* **2011**, 6, (3), 147-50.
3. Fang, H.; Chuang, S.; Chang, T. C.; Takei, K.; Takahashi, T.; Javey, A. *Nano Lett.* **2012**, 12, (7), 3788-3792.
4. Wang, Q. H.; Kalantar-Zadeh, K.; Kis, A.; Coleman, J. N.; Strano, M. S. *Nat Nano* **2012**, 7, (11), 699-712.
5. Butler, S. Z.; Hollen, S. M.; Cao, L.; Cui, Y.; Gupta, J. A.; Gutiérrez, H. R.; Heinz, T. F.; Hong, S. S.; Huang, J.; Ismach, A. F.; Johnston-Halperin, E.; Kuno, M.; Plashnitsa, V. V.; Robinson, R. D.; Ruoff, R. S.; Salahuddin, S.; Shan, J.; Shi, L.; Spencer, M. G.; Terrones, M.; Windl, W.; Goldberger, J. E. *ACS Nano* **2013**, 7, (4), 2898-2926.
6. Chhowalla, M.; Shin, H. S.; Eda, G.; Li, L. J.; Loh, K. P.; Zhang, H. *Nat. Chem.* **2013**, 5, (4), 263-75.
7. Xu, M.; Liang, T.; Shi, M.; Chen, H. *Chem. Rev.* **2013**, 113, (5), 3766-98.
8. Jariwala, D.; Sangwan, V. K.; Lauhon, L. J.; Marks, T. J.; Hersam, M. C. *ACS Nano* **2014**, 8, (2), 1102-1120.
9. Mak, K. F.; Lee, C.; Hone, J.; Shan, J.; Heinz, T. F. *Phys. Rev. Lett.* **2010**, 105, (13).
10. Splendiani, A.; Sun, L.; Zhang, Y.; Li, T.; Kim, J.; Chim, C.-Y.; Galli, G.; Wang, F. *Nano Lett.* **2010**, 10, (4), 1271-1275.
11. Tonndorf, P.; Schmidt, R.; Böttger, P.; Zhang, X.; Börner, J.; Liebig, A.; Albrecht, M.; Kloc, C.; Gordan, O.; Zahn, D. R. T.; Michaelis de Vasconcellos, S.; Bratschitsch, R. *Opt. Expr.* **2013**, 21, (4), 4908-4916.
12. Ellis, J. K.; Lucero, M. J.; Scuseria, G. E. *Appl. Phys. Lett.* **2011**, 99, (26), 261908.
13. Cheng, T.-H.; Peng, K.-L.; Ko, C.-Y.; Chen, C.-Y.; Lan, H.-S.; Wu, Y.-R.; Liu, C. W.; Tseng, H.-H. *Appl. Phys. Lett.* **2010**, 96, (21), -.
14. Hoshina, Y.; Iwasaki, K.; Yamada, A.; Konagai, M. *Jap. Jour. of Appl. Phys.* **2009**, 48, (4S), 04C125.
15. Conley, H. J.; Wang, B.; Ziegler, J. I.; Haglund, R. F.; Pantelides, S. T.; Bolotin, K. I. *Nano Lett.* **2013**, 13, (8), 3626-3630.
16. Sahin, H.; Tongay, S.; Horzum, S.; Fan, W.; Zhou, J.; Li, J.; Wu, J.; Peeters, F. M. *Phys. Rev. B* **2013**, 87, (16), 165409.
17. Castellanos-Gomez, A.; Agrait, N.; Rubio-Bollinger, G. *Appl. Phys. Lett.* **2010**, 96, (21), 213116.

18. Benameur, M. M.; Radisavljevic, B.; Héron, J. S.; Sahoo, S.; Berger, H.; Kis, A. *Nanotechnology* **2011**, *22*, (12), 125706.
19. Fang, H.; Battaglia, C.; Carraro, C.; Nemsak, S.; Ozdol, B.; Kang, J. S.; Bechtel, H. A.; Desai, S. B.; Kronast, F.; Unal, A. A.; Conti, G.; Conlon, C.; Palsson, G. K.; Martin, M. C.; Minor, A. M.; Fadley, C. S.; Yablonovitch, E.; Maboudian, R.; Javey, A. *Proc. Natl. Acad. Sci.* **2014**.
20. Luo, X.; Zhao, Y.; Zhang, J.; Toh, M.; Kloc, C.; Xiong, Q.; Quek, S. Y. *Phys. Rev. B* **2013**, *88*, (19).
21. Kresse, G.; Hafner, J. *Phys. Rev. B* **1993**, *47*, R558.
22. Kresse, G.; Furthmüller, J. *Phys. Rev. B* **1996**, *54*, (16), 11169-11186.
23. Perdew, J. P.; Burke, K.; Ernzerhof, M. *Phys. Rev. Lett.* **1996**, *77*, (18), 3865-3868.
24. Heyd, J.; Scuseria, G. E.; Ernzerhof, M. *Jour. of Chem. Phys.* **2006**, *124*, (21), 9906.
25. Hedin, L. *Phys. Rev.* **1965**, *139*, (3A), A796-A823.
26. Shi, H.; Pan, H.; Zhang, Y.-W.; Yakobson, B. I. *Phys. Rev. B* **2013**, *87*, (15), 155304.
27. Cheiwchanchamnangij, T.; Lambrecht, W. R. L. *Phys. Rev. B* **2012**, *85*, (20), 205302.
28. Sze, S. M.; Ng, K. K., *Physics of Semiconductor Devices*. Wiley: 2006.
29. Matthewson, M. J.; Kurkjian, C. R.; Gulati, S. T. *Jour. Amer. Ceramic Soc.* **1986**, *69*, (11), 815-821.
30. Ramasubramaniam, A. *Phys. Rev. B* **2012**, *86*, (11), 115409.
31. Mostofi, A. A.; Yates, J. R.; Lee, Y.-S.; Souza, I.; Vanderbilt, D.; Marzari, N. *Computer Phys. Comm.* **2008**, *178*, (9), 685-699.

⁵Gold Mediated Exfoliation of Ultra Large Optoelectronically Perfect Monolayers

5.1 Introduction

Transition metal dichalcogenides (TMDCs) are a class of layered materials analogous to graphene which have aroused immense interest in the last few years as a potential platform for future electronic and optoelectronic applications ^[1, 2]. The layers in these materials are held together by weak van der Waals (vdW) forces making it easy to cleave them to the limit of a monolayer (a single unit of 3 atomic layers, comprised of 1 layer of the transition metal atoms sandwiched between 2 layers of the chalcogen atoms). Monolayers of many TMDCs like MoS₂, WS₂, WSe₂ and MoSe₂ are especially exciting since they are direct band gap semiconductors, making them ideal for applications in devices such as LEDs, lasers, photodiodes, etc. Their naturally passivated surfaces, sizeable bandgaps (~1 – 2 eV), atomic scale thickness (~0.7 nm), and low dielectric constant (~ 4) also make them suitable candidates for replacing silicon at the metal-oxide-semiconductor field-effect transistor (MOSFET) scaling limit due to mitigated short channel effects ^[3].

Monolayer TMDC flakes typically produced using the tape exfoliation method (similar to Scotch[®] tape method used for graphene ^[4]) are small in size (~5 μm) and the yield of the procedure is poor. Simple modifications like exfoliating the flakes on a hot plate result in a slight increase in the size of flakes achieved ^[5]. Tape exfoliation of monolayers relies on the probability of cleaving the crystal such that (N-1) layers remain adhered to the tape while only a monolayer is transferred onto the SiO₂ substrate. The interaction of TMDCs with the SiO₂ substrate is weak, resulting in a low probability of the above event and, consequently, minimal control over the flake size. The small size of the exfoliated flakes makes their characterization difficult. Techniques such as Angle-resolved photoemission spectroscopy (ARPES), X-ray diffraction (XRD), X-ray photoelectron spectroscopy (XPS), etc. which require large area macroscopic samples are difficult to apply to small monolayer samples. Small flakes from the tape exfoliation method also limit the size of electronic devices and circuits which can be fabricated per flake to just a few transistors ^[6].

5.2 Gold-mediated exfoliation technique

In this work we demonstrate an exfoliation technique using evaporated gold films ^[7, 8] to exfoliate large area TMDC monolayers onto various substrates such as SiO₂/Si and quartz. Gold is known to have a strong affinity for chalcogens, especially to sulphur atoms with which it forms

⁵ Reprinted with permission from S. B. Desai*, S. Madhvapathy*, M. Amani*, et. al., *Advanced Materials*, 28, 4053-4058, 2016. Copyright 2016 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim

a semi-covalent bond with bond strength of approximately 45 kcal mol^{-1} [9, 10]. The interaction between gold and sulphur has been used in the formation of self-assembled monolayers (SAM) of thiolated organic molecules on gold surfaces [10] and gold-thiolate complexes. The same idea is used in this work by selectively increasing the adhesion of the topmost layer of a bulk TMDC crystal to gold by evaporating a thin film on it and subsequently peeling it off from the bulk crystal. The detailed process flow is illustrated in Figure 1a. Gold ($\sim 100 - 150 \text{ nm}$) is evaporated onto bulk MX_2 ($M = \text{Mo}$ or W ; $X = \text{S}$ or Se) crystals. The gold atoms bond with the chalcogen atoms of the topmost layer of MX_2 . The interaction of the topmost layer with the evaporated gold is stronger than the vdW interactions of that same layer with the bottom layers of MX_2 . This enables selective peel-off of the topmost layer using a thermal release tape which is later stuck onto the desired target substrate (SiO_2/Si or quartz). The thermal tape is then released on a hot plate ($\sim 130 \text{ }^\circ\text{C}$) and the substrate is treated with a mild O_2 plasma to remove the tape residue from the surface. The O_2 plasma power and etching time are kept low to ensure that the gold does not get etched away thereby exposing the underlying monolayer MX_2 . The gold film is then etched using KI/I_2 wet etch (Transene Gold Etch – type TFA for four minutes) which does not etch the TMDC flakes. This is followed by a 10 minute acetone clean and IPA rinse to remove any residues, to obtain the large area monolayers.




Figure 1: (a) Schematic illustration of Au exfoliation process (b) Optical microscope image of large monolayer MoS_2 flake (c) Histogram of flake areas for tape exfoliated versus Au exfoliated MoS_2

The relatively strong binding of the gold to the topmost layer of MX_2 enhances the probability of the crystal to cleave right at the topmost layer, increasing both the yield and the size of the flakes obtained. Using this technique, large area MoS_2 monolayers with lateral dimensions up to $\sim 500 \mu\text{m}$ are obtained. Figure 1b shows the optical image of one such large monolayer on a

50 nm SiO₂ / Si substrate. The process was also used to exfoliate other TMDCs such as WS₂ and WSe₂ (Figure S1b-c). For the scope of this paper we focus on the exfoliation and characterization of MoS₂ as a model system for all TMDCs. The histograms in Figure 1c show that the flake area for MoS₂ flakes obtained by the gold (Au) exfoliation method is ~10000 times larger than that of flakes obtained by the tape exfoliation method. The size of the monolayer flakes exfoliated by gold is primarily limited by the size of the source MoS₂ crystal domains and may be increased in the future by the use of large sized flat crystals. Figure S2 shows the optical microscope images of several Au exfoliated MoS₂ samples on 50 nm SiO₂/Si substrates. The images indicate that exfoliated monolayer area is larger than that of multilayer MoS₂, thereby demonstrating that Au adheres preferentially to the topmost layer of MoS₂. The exfoliated bulk regions may be attributed to cleaving at potential defect sites in the source crystal. Also, we empirically observed that the probability of obtaining Au exfoliated monolayers is several times more in contrast to the tape exfoliation method. The exfoliation method described here does not involve the double transfer of exfoliated monolayers like the technique in Ref. [7] which first requires exfoliation onto an Au substrate followed by transfer to the target substrate. Furthermore, the flakes are uniform over a large area which is important for electrical device applications.

The success of the Au mediated exfoliation of large-area MoS₂ can be attributed to two main factors. First, as noted above, the Au binds to the S atoms quite strongly which enables its adhesion to the topmost layer of MoS₂. A second factor also contributes to the single layer selectivity of the process: as shown by previous calculations, large mismatch in lattice constants causes strain between the topmost layer of MoS₂ and gold [11]. The first layer of MoS₂ is compliant and can slip relative to the underlying substrate, which slightly weakens its bond with the other layers of the bulk MoS₂ crystal. Similarly, strain due to evaporated metal films was also used to exfoliate single layer graphene as shown in [11].

5.3 XPS characterization of gold-exfoliated MoS₂




Figure2: (a) XPS experimental data and fitted Voigt curves for a Au exfoliated monolayer MoS₂. (b) XPS experimental data and fitted curves for the bulk MoS₂ crystal source.

Prior to this work, because of the small size of tape exfoliated flakes, surface characterization of MoS₂ monolayers has only been possible with PEEM (Photoemission electron microscopy) [12]. Gold exfoliated monolayers are sufficiently large to be characterized by standard XPS measurements. XPS measurements were performed using a macroscale monochromatic Al K α excitation source, and allowed direct comparison of the monolayers to the bulk crystal used for our source material (Figure 2). Following background subtraction and fitting (experiment details are given in methods section), the XPS data for monolayer MoS₂ is found to be qualitatively similar to the XPS spectrum of MoS₂ bulk crystal with some notable differences in the peak binding energies. Of particular note is the red shift (~ 0.7 eV) in the binding energy for monolayer MoS₂ compared to bulk MoS₂. This is consistent with charge transfer from the underlying silicon substrate to the monolayer MoS₂ flake. This XPS measurement demonstrates the importance of the Au exfoliation technique towards accelerating monolayer TMDC research since measurements such as PEEM require bright light sources which are typically limited to synchrotron facilities.

5.4 Optical characterization of gold-exfoliated MoS₂




Figure 3: (a) Raman spectra comparison for Au exfoliated flake versus tape exfoliated flake (b) Photoluminescence spectra comparison for Au exfoliated flake versus tape exfoliated flake (c-d) Raman peak E_{2g}^1 and A_{1g} maps of monolayer MoS₂ flake in Figure 1b. (e-f) PL peak intensity and position maps of monolayer MoS₂ flake in Figure 1b

The Au exfoliated MoS₂ flakes undergo a multi-step process, including Au evaporation, KI/I₂ etching and acetone cleaning. Apart from XPS, careful characterization by optical and electrical measurements is necessary to compare their quality to flakes from the tape exfoliation method. Figure 3a-b show that the Raman and photoluminescence (PL) spectra for Au exfoliated MoS₂ flakes are identical to those of tape exfoliated MoS₂ flakes. No new features or peaks are observed in both Raman and PL. Identical Raman peak positions also indicate that the flakes are

not strained. Figure 3c-d show the Raman map of the position of the E_{2g}^1 and the A_{1g} peaks of MoS₂ for the large flake shown in Figure S1a. The Raman peak position value can be used to identify the monolayer and multilayer MoS₂ regions of the flake ^[13]. The peak positions are quite uniform over the entire area of the monolayer flake away from any markers on the chip. Near the markers (5/35 nm Cr/Au thick) we see a slight variation in the peak position indicating that the MoS₂ locally is strained due to substrate topography ^[14]. Figure 3e-f show the PL peak position and intensity map for the same flake. This map is also quite uniform over the entire monolayer region except for the strain fields near the markers which is visible in the PL peak position map. The absence of strain and the uniformity of Raman and PL over the large area of MoS₂ is of utmost significance for device applications. Strain induced variations of the bandgap, mobility and effective mass can all affect device performance, resulting in statistical variations of intrinsic parameters like threshold voltage, ON/OFF current, etc. similar to problems caused by line edge roughness in modern MOSFETs.

Photoluminescence quantum yield (QY) measurement, which provides a quantitative estimate of the fraction of radiative recombination in a material over total recombination, is an accurate way to gauge optoelectronic quality. For an ideal material with zero defects (i.e. trap states) and low carrier concentration the QY should be 100% at low injection levels where carrier-carrier interactions such as Auger or biexcitonic recombination are not dominant. However, it has been experimentally found that the tape exfoliated MoS₂ flakes have poor QY of the order of ~1% at most ^[2] due to defects such as vacancies pre-existing in the bulk crystal. Recently, we demonstrated that it is possible to repair / passivate defects in tape exfoliated MoS₂ flakes using bis(trifluoromethane)sulfonimide (TFSI, Sigma-Aldrich), an organic superacid, leading to a drastic enhancement in QY to almost 100% ^[15]. The same treatment procedure is applied here to the Au exfoliated large-area MoS₂ flakes. Figure 4a shows the PL spectrum for the Au exfoliated monolayer MoS₂ before and after the chemical treatment. The PL intensity increased by a factor of ~238× after treatment for this sample. Figure 4b shows the QY measured over a pump-power dynamic range of six orders of magnitude for both tape exfoliated (from ref. ^[15]) and Au exfoliated MoS₂ monolayers, before and after the chemical treatment. The details of the measurement are provided in Ref. ^[15]. The chemical treatment results in almost 100% internal QY, yielding ultra-large optoelectronically perfect monolayer flakes at low pump-power as was observed previously in tape exfoliated samples. Furthermore, at higher injection levels we observe a reduction in the QY consistent with intrinsic biexcitonic recombination which was observed in tape exfoliated flakes; both samples show the onset of biexcitonic recombination at similar pump-power. These observations suggest that the optical quality, defect type and defect passivation mechanism are similar for MoS₂ flakes obtained from both exfoliation methods.

5.5 Electrical characterization of gold-exfoliated MoS₂

Electrical characterization of Au exfoliated monolayer MoS₂ was performed to comprehensively compare its quality against tape exfoliated flakes and extract important device parameters such as mobility. Figure 5a shows the cross section schematic of a back-gated monolayer MoS₂ MOSFET fabricated on 50 nm SiO₂ / n⁺⁺ Si substrate with Ni source and drain contacts. Figure 5b is a representative image of fabricated monolayer MoS₂ devices with varying channel lengths. The arbitrarily shaped monolayer MoS₂ flakes are pattern etched into a regular shape channel to ensure deterministic current flow from source to drain thereby permitting accurate extraction of device parameters. Details of the device fabrication are described in the methods

section. Figure 5c-d show the I_D - V_{GS} and I_D - V_{DS} characteristics for a long channel ($L = 20 \mu\text{m}$) device measured in vacuum. The Si substrate is used as the global back gate with the 50 nm SiO_2 layer serving as the gate dielectric. The electrical characteristics show typical long channel MOSFET behavior with saturation observed in the I_{DS} - V_{DS} characteristics.




Figure4: (a) PL spectra before and after chemical treatment on Au exfoliated monolayer MoS_2 (b) Quantum Yield versus incident power intensity for tape exfoliated and Au exfoliated monolayer MoS_2 before (as exfoliated) and after chemical treatment (TFSI).

After accounting for the large contact resistance (R_C) which leads to a huge underestimation of mobility of carriers as described in Ref. ^[16], the mobility for electrons is calculated to be $\sim 26 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for the $L = 20 \mu\text{m}$ monolayer MoS_2 device in Figure 5c-d ($R_C \sim 3.85 \text{ M}\Omega\text{-}\mu\text{m}$, ($V_G - V_T$) $\sim 6 \text{ V}$). The value of extracted mobility is consistent with the range of values reported in literature for monolayer MoS_2 ^[17]. The electrical characteristics of Au exfoliated flakes are thus found to be similar to those of monolayer MoS_2 flakes from tape exfoliation. The long channel length MOSFETs ($L = 20$ and $30 \mu\text{m}$) further demonstrate the uniformity of the monolayer MoS_2 flakes over a large area which is essential for building complex circuits.

In conclusion, we have demonstrated an exfoliation technique utilizing the interaction strength of Au with chalcogens to preferentially obtain large areas of monolayer TMDCs on various substrates with high yield compared to the standard tape exfoliation method. Through extensive electrical and optical characterization we conclude that the quality of flakes obtained by the tape exfoliation and by the Au exfoliation techniques is the same. Ultra-large optoelectronically perfect MoS_2 monolayers with a PL QY of $\sim 100\%$ were obtained after treatment with an organic superacid. Standard XPS performed on ultra-large area monolayer MoS_2 illustrates the importance of this technique for expanding research capabilities. Automating and mechanizing the transfer process described in this work may be explored in the future for more controlled exfoliation and transfer of TMDC monolayers onto desired substrates. Ultimately, this technique can advance the possibility of large scale fabrication of monolayer TMDC devices.




Figure5: (a) Schematic illustration of a monolayer MoS₂ back gated MOSFET (b) Representative completed device post MoS₂ patterned etching and contact formation (c-d) I_D - V_{GS} and I_D - V_{DS} data for $L = 20 \mu\text{m}$, $W = 3 \mu\text{m}$ device, respectively

5.6 Experimental Section

XPS measurements:

XPS measurements were performed on a Kratos AXIS Ultra DLD spectrometer, using a monochromatic Al K-Alpha excitation source (spot size is $1\text{mm} \times 2\text{mm}$). Instrument work function was calibrated immediately prior to the measurement using a sputtered Au reference, utilizing the valence band Fermi edge and Au 4f position for the energy reference. Measurement of the bulk material was performed on a freshly exfoliated surface, using a slot aperture defining an area approximately $700 \mu\text{m} \times 300 \mu\text{m}$. Measurement of a large (approximately $50 \mu\text{m} \times 60 \mu\text{m}$) monolayer, exfoliated by Au exfoliation method and transferred using a dry pick-and-place method ^[12] to the silicon analysis substrate, was performed using the same excitation source and pass energy resolution, and the field of view was limited to approximately $400 \mu\text{m} \times 400 \mu\text{m}$ by

tuning of the electrostatic lens and use of a small area aperture. Charge correction for the MoS₂ samples was performed using the adventitious carbon C 1s peak position ^[18]

Molybdenum and sulfur core level curve fits were performed using Voigt line shapes, with doublet spin orbit splitting area ratios defined to the normal 3:2 ratio for the 3d 5/2 and 3/2 components. Background subtraction was performed in combination with curve fits using the well-known Shirley background for the Au reference and MoS₂ bulk sample, and an alternative linear background for the monolayer. This alternate was necessary due to a more prominent linear background lineshape present in the Mo 3d and S 2s analysis area, likely due to substrate contributions to the spectra.

Raman and PL mapping:

High resolution PL mapping was performed using a WITec Alpha 300RA equipped with a piezo electric scanning stage. The sample was excited using the 532 nm line of a frequency-doubled Nd:YAG laser as the excitation source and focused on the sample using a 100× objective. The laser power is 2 μW with a diffraction limited spot size. QY measurement conditions are described in ^[15]

Sample preparation for photoluminescence quantum yield measurements:

For quantum yield measurements MoS₂ (SPI Supplies) was exfoliated on quartz (using Au exfoliation method). Monolayers were identified by optical contrast. Samples were treated using bis(trifluoromethane)sulfonimide (TFSI, Sigma-Aldrich) using the following preparation procedure: TFSI (20 mg) was dissolved in 1,2-dichloroethane (10 ml) (DCE, Sigma-Aldrich) to make a 2 mg ml⁻¹ solution. The solution is further diluted with 1,2-dichlorobenzene (DCB, Sigma-Aldrich) or DCE to make a 0.2 mg ml⁻¹ TFSI solution. The sample was then immersed in the 0.2 mg ml⁻¹ solution in a tightly closed vial for 10 min on a hotplate (100 °C). The sample was removed and blow dried with nitrogen without rinsing and subsequently annealed at 100 °C for 5 min.

Electrical device fabrication:

Electron beam lithography is used to pattern an etch mask using PMMA C4 resist (MicroChem Corp.). XeF₂ etching ^[19] is used to then pattern the monolayer into long strips which form the channel region of the MOSFET. The resist is removed in acetone following which the source-drain contacts are patterned using electron-beam lithography. 40nm Ni is evaporated using thermal evaporation followed by subsequent liftoff in acetone to form the contacts.

5.7 Supporting Information




Figure S1: Optical microscope images of TMDC flakes exfoliated by Au exfoliation method (a) MoS₂ (b) WS₂ (c) WSe₂. This demonstrates the application of the Au exfoliation method to different TMDC materials. Raman and photoluminescence spectroscopy maps in Figure 3(c-f) are measured for the MoS₂ flake shown in (a).




Figure S2: Optical microscope images for several large area MoS₂ flakes obtained from Au exfoliation method on 50nm SiO₂ / Si substrate. Scale bar = 200μm




Figure S3: Histogram of flake area for gold exfoliated flakes of (a) WSe₂ and (b) WS₂. The histograms show that the gold exfoliation method can be extended easily to other TMDCs and yields flakes of similar size as MoS₂.




Figure S4: Photoluminescence (PL) measurements for gold exfoliated flakes of WSe_2 and WS_2 . The bright PL observed from the flakes is an indicator of the quality of the flake and demonstrates the compatibility of different TMDCs with the gold etchant.




Figure S5: Optical microscope image shows the flake on which atomic force microscopy (AFM) was performed in the dotted region. The AFM image shows the morphology of the MoS_2 flake is uniform without wrinkles or folds.

References

- [1] a) B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, A. Kis, *Nat Nano* **2011**, 6, 147; b) Q. H. Wang, K. Kalantar-Zadeh, A. Kis, J. N. Coleman, M. S. Strano, *Nat Nano* **2012**, 7, 699; c) M. Xu, T. Liang, M. Shi, H. Chen, *Chemical reviews* **2013**, 113, 3766; d) H. Fang, S. Chuang, T. C. Chang, K. Takei, T. Takahashi, A. Javey, *Nano Letters* **2012**, 12, 3788; e) S. Z. Butler, S. M. Hollen, L. Cao, Y. Cui, J. A. Gupta, H. R. Gutiérrez, T. F. Heinz, S. S. Hong, J. Huang, A. F. Ismach, E. Johnston-Halperin, M. Kuno, V. V. Plashnitsa, R. D. Robinson, R. S. Ruoff, S. Salahuddin, J. Shan, L. Shi, M. G. Spencer, M. Terrones, W. Windl, J. E. Goldberger, *ACS Nano* **2013**, 7, 2898.
- [2] K. F. Mak, C. Lee, J. Hone, J. Shan, T. F. Heinz, *Physical Review Letters* **2010**, 105, 136805
- [3] P. Zhao, S. Desai, M. Tosun, T. Roy, H. Fang, A. Sachid, M. Amani, C. Hu, A. Javey, *IEEE IEDM Technical Digest* **2015**, 27.3.1 - 27.3.4.
- [4] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva, A. A. Firsov, *Science* **2004**, 306, 666.
- [5] Y. Huang, E. Sutter, N. N. Shi, J. Zheng, T. Yang, D. Englund, H.-J. Gao, P. Sutter, *ACS Nano* **2015**, 9, 10612.
- [6] M. Tosun, S. Chuang, H. Fang, A. B. Sachid, M. Hettick, Y. Lin, Y. Zeng, A. Javey, *ACS Nano* **2014**, 8, 4948.
- [7] G. Z. Magda, J. Pető, G. Dobrik, C. Hwang, L. P. Biró, L. Tapasztó, *Scientific Reports* **2015**, 5, 14714.
- [8] C.-L. Hsu, C.-T. Lin, J.-H. Huang, C.-W. Chu, K.-H. Wei, L.-J. Li, *ACS Nano* **2012**, 6, 5031.
- [9] a) H. Grönbeck, A. Curioni, W. Andreoni, *Journal of the American Chemical Society* **2000**, 122, 3839; b) E. Pensa, E. Cortés, G. Corthey, P. Carro, C. Vericat, M. H. Fonticelli, G. Benítez, A. A. Rubert, R. C. Salvarezza, *Accounts of Chemical Research* **2012**, 45, 1183.
- [10] H. Hakkinen, *Nat Chem* **2012**, 4, 443.
- [11] a) Y. Zhou, D. Kiriya, E. E. Haller, J. W. Ager III, A. Javey, D. C. Chrzan, *arXiv:1505.07505v2 [cond-mat.mtrl-sci]*; b) J. Kim, H. Park, J. B. Hannon, S. W. Bedell, K. Fogel, D. K. Sadana, C. Dimitrakopoulos, *Science* **2013**, 342, 833.
- [12] H. Fang, C. Battaglia, C. Carraro, S. Nemsak, B. Ozdol, J. S. Kang, H. A. Bechtel, S. B. Desai, F. Kronast, A. A. Unal, G. Conti, C. Conlon, G. K. Palsson, M. C. Martin, A. M. Minor, C. S. Fadley, E. Yablonovitch, R. Maboudian, A. Javey, *Proc. Natl. Acad. Sci. USA* **2014**, 111, 6198.
- [13] K.-K. Liu, W. Zhang, Y.-H. Lee, Y.-C. Lin, M.-T. Chang, C.-Y. Su, C.-S. Chang, H. Li, Y. Shi, H. Zhang, C.-S. Lai, L.-J. Li, *Nano Letters* **2012**, 12, 1538.

- [14] a) S. B. Desai, G. Seol, J. S. Kang, H. Fang, C. Battaglia, R. Kapadia, J. W. Ager, J. Guo, A. Javey, *Nano Letters* **2014**, 14, 4592; b) H. J. Conley, B. Wang, J. I. Ziegler, R. F. Haglund, S. T. Pantelides, K. I. Bolotin, *Nano Letters* **2013**, 13, 3626.
- [15] M. Amani, D.-H. Lien, D. Kiriya, J. Xiao, A. Azcatl, J. Noh, S. R. Madhvapathy, R. Addou, S. KC, M. Dubey, K. Cho, R. M. Wallace, S.-C. Lee, J.-H. He, J. W. Ager, X. Zhang, E. Yablonovitch, A. Javey, *Science* **2015**, 350, 1065.
- [16] a) A. B. Sachid, F. Hui, A. Javey, H. Chenming, "Series resistance and mobility in mechanically-exfoliated layered transition metal dichalcogenide MOSFETs", presented at *VLSI Technology, Systems and Application (VLSI-TSA), Proceedings of Technical Program - 2014 International Symposium on*, 28-30 April 2014, **2014**; b) T. Roy, M. Tosun, J. S. Kang, A. B. Sachid, S. B. Desai, M. Hettick, C. C. Hu, A. Javey, *ACS Nano* **2014**, 8, 6259.
- [17] H. Fang, M. Tosun, G. Seol, T. C. Chang, K. Takei, J. Guo, A. Javey, *Nano Letters* **2013**, 13, 1991; B. Radisavljevic, A. Kis, *Nat Mater* **2013**, 12, 815.
- [18] NIST X-ray Photoelectron Spectroscopy Database, Version 4.1 (National Institute of Standards and Technology, Gaithersburg, 2012); <http://srdata.nist.gov/xps/>.
- [19] Y. Huang, J. Wu, X. Xu, Y. Ho, G. Ni, Q. Zou, G. Koon, W. Zhao, A. H. Castro Neto, G. Eda, C. Shen, B. Özyilmaz, *Nano Res.* **2013**, 6, 200.

Large-area and bright pulsed electroluminescence in monolayer semiconductors

6.1 Introduction

Transition metal dichalcogenides (TMDCs) such as WSe₂ and MoS₂ are semiconducting analogues of graphene, and are candidate materials for next generation optoelectronic and electronic devices¹⁻⁵. Their unique properties include naturally terminated surfaces at the monolayer limit (~0.7 nm), which when coupled with appropriate passivation of defect sites can result in near-unity photoluminescence (PL) quantum-yield (QY)^{3,6}. In addition, monolayer TMDCs display a myriad of attractive and unique physical properties including the lack of inversion symmetry, chiral light emission, and the ability to form heterostructures without the need for lattice matching⁷⁻⁹. Recent advances in the synthesis of high quality TMDCs *via* chemical vapor deposition (CVD) demonstrate their potential for scalability^{10,11}. The high PL QY and sub-nanometer thickness of TMDCs can be leveraged to develop large-area, transparent and efficient light emitting devices^{3,6}. However, despite their exceptional material properties, a key challenge for TMDC light emitting devices to date has been the formation of ohmic contacts to electrons and holes in the same device. Ohmic contacts in traditional light emitting diodes (LEDs) are essential to minimize resistive losses and achieve high injection levels¹². In previous works, steady-state electroluminescence (EL) was obtained in TMDCs using *p-n* junctions formed *via* electrostatic or chemical doping¹³⁻¹⁵. More recently, EL from complex quantum well heterostructures utilizing graphene with hexagonal boron-nitride tunnel barriers has been demonstrated^{16,17}. However, the lack of suitable bipolar ohmic contacts remains to be a significant issue, ultimately limiting the performance of TMDC light emitting devices¹.

Inspired by the first electroluminescent device, the light-emitting-capacitor¹⁸⁻²¹, we achieve efficient bipolar carrier injection and light emission in TMDCs *via* transient mode operation using a single metal-semiconductor contact (source). In this two-terminal device, the source is grounded and an AC voltage is applied to the gate electrode. Alternating electron and hole populations are injected into the monolayer TMDC from the source contact. Notably, the carrier injection is weakly dependent on the Schottky barrier height (ϕ_B) (*i.e.* polarity of the contact) because of the large tunneling currents present at the source during the gate voltage (V_g) transients. The transient-electroluminescent (t-EL) device achieves bright EL at high injection levels. We demonstrate a millimeter scale device with bright EL (peak power of 193 $\mu\text{W cm}^{-2}$) from a ~0.7 nm thick monolayer in ambient room lighting. Finally, we show a large area device fabricated on a quartz substrate, which is transparent in the off-state by using indium tin oxide (ITO) electrodes.

⁶ Reprinted with permission from D.-H. Lien*, M. Amani*, S.B. Desai*, et. al., *Nature Communications*, 9, 1229, 2018. Copyright 2018 Nature Publishing Group (* denotes equal contribution)

6.2 Operation and device structure of the t-EL device.

Figure 1a shows a schematic of the t-EL device, consisting of a monolayer TMDC on a heavily doped silicon substrate (gate) with a 50 nm thick SiO₂ layer as the gate oxide. The TMDC is contacted with one metal electrode (source), and a bipolar square wave is applied between the gate and source. As shown in Fig. 1b, EL is only observed near the source contacts and the emission region laterally extends from the contact edge by ~3 μm (Supplementary Fig. 1). We fabricated devices based on four of the most heavily studied monolayer TMDCs by employing this generic device structure, specifically: WS₂, MoS₂, WSe₂ and MoSe₂^{22,23}. All four of the studied materials show EL, with the spectral emission shape closely matching their respective PL (Fig. 1c).




Fig. 1 Transient EL in TMDCs. **a** Schematic of the t-EL device. An AC voltage is applied between the gate and source electrodes and emission occurs near the source contact edge. **b** Optical and EL image of a WSe₂ device, showing that emission is only observed near the grounded source contacts. Scale bar is 10 μm. **c** EL and PL spectra measured for MoSe₂, WSe₂, MoS₂ and WS₂ monolayer devices.

6.3 Carrier injection and light emission mechanism.

We performed time-resolved electroluminescence (TREL) measurements to understand the dynamic performance and the mechanism of light emission in the t-EL device. The measured TREL from a WSe₂ device and the corresponding V_g square wave are shown in Fig. 2a and Supplementary Fig. 2 (the operation mechanism is also depicted in Supplementary Video 1). Pulsed EL is observed at each V_g transition and has a full width half maximum of 8 ns. EL emission in the device increases linearly with frequency (f) as shown in Supplementary Fig. 3 and Supplementary Note 2, with no changes in spectral shape. Note that the EL is stable with a variation ($\sim\pm 25\%$) in intensity over time (Supplementary Fig. 4). The emission mechanism can be elucidated from the sequence of energy band diagrams (simulated *via* Sentaurus TCAD) shown in Fig. 2b, Supplementary Fig. 5 and 6 as well as the carrier densities and radiative recombination rate shown in Fig. 2c. When V_g is held at -6 V, the hole density in the semiconductor is large and approaches its steady-state value ($p_0 \sim 1.9 \times 10^{12} \text{ cm}^{-2}$). When V_g is switched to +6 V the field across the capacitive component of the device (*i.e.* SiO₂ gate dielectric) cannot change instantaneously. As a result, the applied voltage is dropped across the resistive parts of the device including the semiconductor and the source contact, but is dominated by the latter. The large voltage drop and the steep energy band bending at the Schottky contact lead to large transient tunneling currents. Injected electrons diffuse inward while holes exit the semiconductor through the contact or recombine with incoming electrons. Thus, the hole density shows a continuous decrease whereas the electron density in the semiconductor increases until it reaches its steady-state value ($n_0 \sim 1.9 \times 10^{12} \text{ cm}^{-2}$). At steady-state, the band bending in the semiconductor and at the contact decreases (Supplementary Fig. 5 and 6) and the tunneling currents subside. The excess electron and hole populations simultaneously present (large quasi-Fermi level splitting) during the AC transient result in pulsed light emission. Similarly, this mechanism can also explain the emission from the device during a -6 V to +6 V V_g transient. The large transient tunneling currents in the t-EL device allow for efficient modulation of the carrier densities in the semiconductor, surmounting the large Schottky barriers typically associated with non-ohmic contacts to TMDCs. Simulated transient currents are shown in Supplementary Fig. 7 and the various current components present are discussed in detail in the Supplementary Note 3.




Fig. 2 Operation mechanism. **a** Time-resolved electro-luminescence and the corresponding V_g , showing that EL occurs at the V_g transients (time points 2 and 4). **b** Band diagrams at different times during the operation cycle, corresponding to panel A. E_{Fn} and E_{Fp} indicate the quasi-Fermi levels for electrons and holes respectively. **c** V_g pulse applied to the simulated device and the corresponding electron/hole density and radiative recombination rate. Simulations were performed for material parameters corresponding to WSe₂ using a 50 nm thick gate oxide and $V_g = \pm 6$ V (simulated band diagrams are also shown in Supplementary Fig. 5 and 6).

6.4 Schottky barrier height and gate-voltage dependence.

The impact of ϕ_B on transient carrier injection and light emission is further studied by fabricating WSe₂ devices with electrodes prepared by sputtering (ITO), thermal evaporation (Au, Ag, Ni, MoO_x), as well as transferred van der Waals few-layer graphene contacts. The different contacts result in ~ 3 orders of magnitude variation in the on-current when the device is configured as a transistor (Supplementary Fig. 8). However, the corresponding t-EL devices show a maximum variation in the integrated emission intensity of only $\sim 4\times$ as shown in Fig. 3a (error bars indicate

standard deviation of EL intensity measured from five or more different devices). WSe₂ transistor characteristics for Ag, Ni and graphene contacts are shown in Fig 3b. TCAD simulations similarly show negligible difference in integrated EL for varying ϕ_B over the range of ohmic ($\phi_B = 0.05$ eV) to mid-gap ($\phi_B = E_g/2$) (Supplementary Fig. 9). The relative intensity of emission during the two V_g transients, however, does vary for devices with varying ϕ_B . As shown in the TREL of a hole selective contact device (Supplementary Fig. 10), the EL intensity at $+V_g$ to $-V_g$ transient is stronger than the other transient. This is consistent with simulation results (Supplementary Fig. 11) and discussed in the Supplementary Note 4. In addition to the effect of ϕ_B , we also studied the dependence of EL on varying V_g (Fig. 3c and Supplementary Fig. 12). EL is observed from the device when V_g is greater than the turn-on voltage (V_t), whose precise value is dependent on the bandgap (E_g) of the material and parasitic resistances in the device. We experimentally observe a higher V_t for WS₂ (4.1 V) as compared to WSe₂ (2.0 V) which is qualitatively consistent with the larger E_g of WS₂²⁴.




Fig. 3 Contact and voltage dependence. **a** EL from WSe₂ devices fabricated using various source contacts. Error bars indicate standard deviation of EL intensity measured from five or more different devices. **b** I_d - V_g characteristics of WSe₂ devices contacted by Ag, Ni and few-layer

graphene source electrodes. **c** Voltage dependence of EL for WSe₂ and WS₂ devices (WS₂ before and after superacid treatment). **d** PL QY and EL internal efficiency measured for a WSe₂ device and a superacid-treated WS₂ device as a function of injected carrier concentration.

The efficiency in traditional light emitting devices is defined as the number of emitted photons over the total current. However, for the t-EL device, transient current measurement is challenging due to device and measurement setup parasitic capacitances as well as the high slew rate (1.6 V ns⁻¹) of the V_g square wave. Given this limitation, we define EL internal efficiency (η_i) based on the total steady-state carrier concentration, which represents the maximum number of carriers which can undergo radiative recombination in a given V_g cycle. The efficiency is thus defined as: $\eta_i = \frac{\text{photons/cycle}}{(n_0+p_0) \times \text{Area}}$ (Supplementary Equation 6). The sum of the steady-state concentrations, (n_0+p_0) is given by $C_g(2V_g-E_g q^{-1})q^{-1}$ (Supplementary Equation 7). Here, n_0 and p_0 are the steady-state electron and hole concentrations corresponding to a positive and negative V_g respectively, C_g (69.1 nF cm⁻² for 50 nm SiO₂ gate oxide) is the areal gate capacitance and q is the elementary charge. The analytical value of n_0+p_0 closely matches that from simulations at sufficiently high V_g (Fig. 2c and Supplementary Fig. 13). η_i approaches 100% for the case where the PL QY is unity and all the steady-state carriers present in the device undergo recombination during a V_g transient. In practice, PL QY may not be 100%, and only a fraction of the steady-state carriers will undergo recombination in the semiconductor, while the remainder exit through the contact due to the finite slew rate of the AC source. Further details on the efficiency calculation are provided in the Supplementary Note 6.


The WSe₂ t-EL device at $n_0+p_0 = 2.1 \times 10^{12}$ cm⁻² (calculated from Supplementary Equation 7 for $V_g = 3.2$ V and $E_g = 2.34$ eV) has an EL external efficiency (η_e) of 0.01% (Supplementary Fig. 14)²⁴. The η_i of this device is extracted from η_e by considering the escape cone and optical interference from the Si substrate with a 50 nm SiO₂ layer^{3,25}. Using this method, we calculate η_i of ~0.06%. To contrast the performance of the t-EL device relative to the PL QY of the material, the steady-state and quasi-steady-state PL are measured using a continuous-wave and pulsed laser respectively (Fig. 3d, Supplementary Note 1 and Supplementary Fig. 15). The droop observed in PL QY at high injection levels has been previously attributed to biexcitonic recombination in 2D semiconductors^{3,6}. The calculated η_i for WSe₂ ~ 0.06% has an upper bound equal to the PL QY of the material (~ 0.3%) (Fig. 3d). The efficiency of the device can be improved by utilizing a material with a high PL QY. We fabricated WS₂ devices where the semiconductor surface is passivated using a non-oxidizing organic superacid: bis(trifluoromethane)sulfonimide, which has been shown to enhance the PL QY at low injection levels (< 10⁹ cm⁻²) to > 95%^{3,6}. In this superacid-treated device, we obtain a peak η_e of ~0.27% at $n_0+p_0 \sim 3.8 \times 10^{12}$ cm⁻² (calculated from Supplementary Equation 7 for $V_g = 5.8$ V and $E_g = 2.88$ eV), corresponding to $\eta_i \sim 1.2\%$ (the EL for this device before and after treatment are shown in Supplementary Fig. 16)²⁴. We note that the η_i is still significantly limited by the PL QY droop at high injection levels (3.4%) (Fig. 3c and Supplementary Fig. 17). The effect of biexcitonic recombination on the PL QY is shown in Supplementary Fig. 18. This indicates that for pump levels in the range of 10¹² cm⁻², WS₂ which has a C_{bx} of ~0.1 cm² s⁻¹, η_e can be improved to ~40% by sufficiently lowering C_{bx} . The next phase for improving the efficiency involves engineering the radiative lifetime and biexcitonic recombination rate by properly selecting the substrate and/or top coating. Similar efforts are made in III-V thin film devices, where the radiative recombination rate is highly dependent on the optical mode density and refractive index of the medium²⁶.

In summary, we have demonstrated bright EL at high injection levels using transient mode operation *via* a simple dopant-free device which does not require complex heterostructures to achieve light emission. EL from this device is weakly dependent on the Schottky barrier height or polarity. The transient EL concept demonstrated in this work can be extended to large bandgap materials in the future, for which achieving ohmic contacts to both carrier types is particularly challenging. We show that this device structure can be scaled-up to obtain light emission on millimeter length scales. The ability to realize large-scale light emission from monolayer semiconductors opens numerous potential opportunities in the field of 2D materials and can lead to the realization of transparent displays. Our results also suggest that the main factors limiting the performance of the t-EL device is PL QY droop due to biexcitonic recombination. The device performance can be further improved through engineering of the optical medium^{3,25}. Finally, unlike traditional LEDs, the exposed light emitting surface of these devices also permits for the direct integration of plasmonic structures, nano-antennas, and photonic crystals, which could allow for the fabrication of high-speed devices or the development of electrically pumped 2D lasers²⁷⁻²⁹.


6.5 Device Simulations

Simulations were performed in Sentaurus TCAD, where the device structure consists of a monolayer of WSe₂, with the following material parameters used: $E_g = 2.34$ eV, $\epsilon = 4\epsilon_0$, $\mu_n = \mu_p = 100$ cm²V⁻¹s⁻¹, $\tau_{n,SRH} = \tau_{p,SRH} = 2.5$ ns, $m_e^* = m_h^* = 0.345$ m_0 and a SiO₂ gate oxide thickness of 50 nm. A non-local tunneling model accounts for the dependence of tunneling currents at the metal-semiconductor contact. Simulation snapshots record the transient device characteristics, recombination rates and carrier densities, at several different instances, immediately before, during and after a V_g pulse edge. The slew rate of the gate voltage pulse used in the transient simulations is 2.4 V ns⁻¹. For simulations shown in Fig. 2, Supplementary Fig. 5, 6, and 13 ambipolar contacts ($\phi_{Bn} = \phi_{Bp} = E_g/2$) were used. The recombination models employed here are based on free carriers and material properties for GaAs were used for all parameters not specified above; however, the simulation adequately captures the physics of device operation and light emission qualitatively. For accurate quantitative analysis of this device, first-principle calculations and inclusion of the exciton physics of 2D materials are needed.


6.6 Supplementary Figures




Supplementary Figure 1 | Spatial profile of EL. Spatial profile of EL intensity for a WSe₂ t-EL device fabricated with a single source contact. Inset shows superimposed optical and EL image. Measurement was taken with $V_g = \pm 9\text{V}$ at a frequency of 1 MHz. The EL peak is $\sim 1\ \mu\text{m}$ from the contact edge with a FWHM of $\sim 3.3\ \mu\text{m}$; note that the experimental values are limited by the resolution of the optical system ($\sim 500\ \text{nm}$).




Supplementary Figure 2 | TRPL and TREL decay. Time resolved PL decay measured at an injection level of $0.1\ \mu\text{J cm}^{-2}$ and time resolved EL decay measured at gate transitions of $V_g = +6\text{ V to } -6\text{ V}$ and $V_g = -6\text{ V to } +6\text{ V}$.




Supplementary Figure 3 | Frequency dependence. (a) EL spectra of a WSe₂ device operated at gate frequencies ranging from 100 kHz to 10 MHz. Inset shows integrated EL counts per cycle as a function of operating frequency. The superlinear increase in EL versus frequency is attributed to time-dependent variation in the device (Supplementary Fig. 4). (b) Normalized EL spectra of Supplementary Fig. 3a.




Supplementary Figure 4 | Device stability. EL counts measured for a WSe₂ device operated for fifteen minutes in ambient with no encapsulation. The device shows a maximum variation of 50% over the full operation time.




Supplementary Figure 5 | Simulated band diagrams. (a) Band diagram at $V_g = -6$ V, immediately before V_g transient. (b) Band diagram immediately after switching bias to $V_g = +6$ V. (c) Band diagram at $V_g = +6$ V, immediately before V_g transient. (d) Band diagram immediately after switching bias to $V_g = -6$ V. Simulations were performed for material parameters corresponding to WSe₂, further details are provided in the methods.




Supplementary Figure 6 | Simulated band diagrams near the contact edge. Data shown here is from Supplementary Fig. 5, expanded near the Schottky contact for clarity. **(a)** Band diagram at $V_g = -6$ V, immediately before V_g transient. **(b)** Band diagram immediately after switching bias to $V_g = +6$ V. **(c)** Band diagram at $V_g = +6$ V, immediately before V_g transient. **(d)** Band diagram immediately after switching bias to $V_g = -6$ V. Simulations were performed for material parameters corresponding to WSe₂, further details are provided in the methods.




Supplementary Figure 7 | Transient current components. (a) V_g as a function of time. Corresponding source (I_s) and gate (I_g) currents are shown in (b) and (c), respectively. I_s is dominated by electron and hole components, while the displacement current is relatively negligible. I_g is dominated by the displacement current. Simulations were performed for material parameters corresponding to WSe_2 , further details are provided in the methods.




Supplementary Figure 8 | I_d - V_g characteristics of WSe₂ devices with various contacts. I_d - V_g characteristics of representative WSe₂ devices shown in Fig. 3a, fabricated with (a) transferred few-layer graphene (FLG) contacts, (b) thermally evaporated Ag, (c) thermally evaporated Ni, (d) thermally evaporated Au (e) sputtered ITO, and (f) thermally evaporated MoO_x/Pd¹. $|V_{ds}| = 1$ V for all cases.




Supplementary Figure 9 | Dependence of EL on Schottky barrier height. Simulated EL integrated per gate cycle for a device where the Schottky barrier height is varied (note that $\phi_{Bn} + \phi_{Bp} = E_g$). Simulations were performed in the case where tunneling was allowed (red circles) and unaccounted for (black squares). Simulated EL shows negligible dependence on the Schottky barrier height when we account for the tunneling current. The integrated EL intensity for the case where the tunneling model is off is orders of magnitude lower and is dependent on the Schottky barrier height and several simulation parameters such as gate work function, which was assumed to be 5.1 eV. Simulations were performed for material parameters corresponding to WSe₂, further details are provided in the methods.




Supplementary Figure 10 | TREL of a WSe₂ device with unipolar MoO_x/Pd contacts. TREL measured for a WSe₂ device with unipolar MoO_x/Pd contacts, which show a large Schottky barrier to electrons and a low Schottky barrier to holes.




Supplementary Figure 11 | Simulated TREL for p-type, ambipolar and n-type devices. (a) Gate voltage as a function of time. **(b)** Simulated TREL for devices with varying Schottky barrier height; specifically, the cases of Fermi level pinning at conduction band (n-type), mid-gap (ambipolar) and valance band (p-type). Simulations were performed for material parameters corresponding to WSe₂, further details are provided in the methods.




Supplementary Figure 12 | V_g dependence of EL characteristics. EL measured for a WS_2 device before (a), and after superacid treatment (b), as well as a WSe_2 device (c), as a function of injected carrier concentration. Note that V_t for the WSe_2 and WS_2 devices are 2.0 V and 4.1 V, respectively.




Supplementary Figure 13 | Total steady-state injected carrier concentration as a function of applied voltage. $n_0 + p_0$ extracted from simulations and calculated using Supplementary Equation 4 for WSe₂ and WS₂ devices as a function of applied V_g . The injected carrier concentration at low V_g is overestimated by Supplementary Equation 4 because it does not account for the voltage dropped across the length of the semiconductor during a V_g transient. E_g values used for the simulations and analytical calculations are 2.34 eV and 2.88 eV for WSe₂ and WS₂ respectively².




Supplementary Figure 14 | PL QY and EL external efficiency. PL QY and EL external efficiency as a function of injected carrier concentration measured for a WSe₂ device and a superacid-treated WS₂ device.




Supplementary Figure 15 | Quasi-steady-state PL QY. (a) QY measured as a function of incident average power for a CW laser and a pulsed laser with repetition rates of 0.2, 2, and 20 MHz; excitation wavelength is 514 nm in all cases. (b) Quasi-steady-state QY as a function of incident carrier concentration from measurements shown in panel (a); dashed line shows recombination model. (c) Modeled recombination for steady state (purple) and quasi-steady-state (black) excitation.



Supplementary Figure 16 | EL from WS₂ before and after superacid treatment. V_g dependence of EL from a WS₂ device before (pristine) and after superacid treatment (treated), plotted in **(a)** logarithmic and **(b)** linear scale.



Supplementary Figure 17 | Quasi-steady state PL QY of TMDCs. PL QY of exfoliated MoSe₂, CVD WSe₂, and of superacid treated WS₂ and MoS₂ measured using a pulsed laser. Dashed lines show recombination model.



Supplementary Figure 18 | Estimation of PL QY for materials with varying C_{bx} . (a) An estimation of efficiency versus injected carrier concentration while tuning the C_{bx} of a material with a PL radiative lifetime of 10 ns. (b) The estimated QY of a material with varied C_{bx} from 1 to $10^{-6} \text{ cm}^2 \text{ s}^{-1}$ under the injected carrier concentration of 10^{13} cm^{-2} .

6.7 Supplementary Notes

Supplementary Note 1. Quasi-steady state recombination kinetics.

The time dependent luminescence decay in 2D materials can be calculated using a recombination model for 2D excitonic systems presented in our previous work:

$$\frac{d\langle N(t) \rangle}{dt} = -\frac{\langle N(t) \rangle}{\tau_r} - C_{\text{bx}} \langle N(t) \rangle^2 \quad (1)$$

where $\langle N(t) \rangle$ is the exciton concentration as a function of time (t), τ_r is the exciton lifetime, and C_{bx} is the biexcitonic recombination rate³⁻⁵. Solving this differential equation yields:

$$\langle N(t) \rangle = \frac{\langle N(0) \rangle e^{-\frac{t}{\tau_r}}}{1 + \tau_r \langle N(0) \rangle C_{\text{bx}} (1 - e^{-\frac{t}{\tau_r}})} \quad (2)$$

where the boundary condition, $\langle N(0) \rangle$, is the initial exciton concentration. From Supplementary Equation 2, we can then calculate the PL QY during quasi-steady-state operation as a function of initial exciton density. The modeled values are in excellent agreement with quasi-steady-state QY measured using a pulsed laser with varying repetition rates as shown in Supplementary Fig. 15.

Supplementary Note 2. AC frequency dependence.

EL spectra measured with f ranging from 100 kHz to 10 MHz are shown in Supplementary Fig. 3a and the spectral shape was observed to be f independent (Supplementary Fig. 3b). The EL intensity per cycle shows minimal frequency dependence because $1/f$ is much larger than the EL decay time constant (~ 8 ns, Supplementary Fig. 2). This shows that the device can be operated at frequencies as high as 10 MHz, and is ultimately limited to a modulation frequency of 125 MHz corresponding to the EL decay time constant. This is the fastest electrically modulated light emitting device reported for TMDCs⁶.

Supplementary Note 3. Current components during AC transient.

The total gate current ($I_{g,\text{total}}$) in a two-terminal t-EL device can be described by Supplementary Equation 3:

$$I_{g,\text{total}} = I_{g,\text{DC}} + I_{g,\text{AC}} \approx I_{g,\text{AC}} = I_{g,\text{displacement}} \quad (3)$$

where, $I_{g,\text{DC}}$ is the DC leakage current and $I_{g,\text{AC}}$ is the AC current at the gate electrode induced by the applied AC bias (V_g transients). From steady-state I_d - V_g measurements and capacitance measurements of the gate impedance as a function of frequency, we observe that the gate oxide shows no leakage current. Thus, the total gate current is mainly composed of the AC current, which is the displacement current generated by the changing electric fields in the device during a V_g transient. The corresponding current at the source terminal can be described by Supplementary Equation 4.

$$I_{s,\text{total}} = I_{s,\text{DC}} + I_{s,\text{AC}} \approx I_{s,\text{AC}} \quad (4)$$

The DC component of the current is again negligible. The AC current at the source contact is a combination of the electron, hole and displacement currents as shown in Supplementary Equation 5.

$$I_{s,\text{AC}} = I_{s,\text{hole}} + I_{s,\text{electron}} + I_{s,\text{displacement}} \quad (5)$$

It is not possible to experimentally measure these components separately, however Sentaurus simulations can help us understand the current components in more detail. Simulations (Supplementary Fig. 7) indicate that the major current components at the source electrode are the electron and hole currents, and their relative magnitude depends on the particular edge in the V_g transient. The simultaneous presence of electrons and holes in the semiconductor leads to EL emission.

Supplementary Note 4. EL dependence on Schottky barrier heights.

For devices with varying Schottky barrier (ϕ_B) heights, the relative intensity of EL at each V_g transient also shows large variations, although the integrated EL per cycle remains independent of ϕ_B . This can be qualitatively explained considering the specific example where we have hole selective; contacts to the semiconductor. In this case, during a $-V_g$ to $+V_g$ transient, the level of electrons which tunnel into the semiconductor is very low because of the large Schottky barrier height to electrons. This results in a smaller net bipolar carrier concentration in the semiconductor which translates to lesser EL. However, during the $+V_g$ to $-V_g$ transient, a large number of holes are injected into the semiconductor because of the smaller barrier height, resulting in a net larger bipolar carrier concentration, and hence larger EL. For the case of n-type contacts to the semiconductor, the mechanism can be similarly explained, and we obtain larger EL during the $-V_g$ to $+V_g$ transient relative to the $+V_g$ to $-V_g$ transient.

Supplementary Note 5. Efficiency calculation.

The EL internal efficiency of the t-EL device can be extracted from the ratio of the total number of emitted photons per cycle to the steady-state electron (n_0) and hole (p_0) concentrations:

$$\eta_i = \frac{\int_0^T \int_0^L R dx dt}{(n_0 + p_0)L} = \beta(\text{PL QY}) \quad (6)$$

Here T is the time period, L is the length of the device, R is the radiative recombination rate and β is the fraction of steady-state carriers which undergo recombination during a V_g transient. The value of (n_0+p_0) can be calculated using Supplementary Equation 6. During a $-V_g$ to $+V_g$ transient (total change of $2V_g$), the net voltage dropped at the Schottky source contact is equal to the sum of the barrier heights to electrons and holes ($\phi_{Bn} + \phi_{Bp} = E_g$). Thus,

$$(n_0 + p_0) = \frac{C_{\text{ox}}[2V_g - (\phi_{Bn} + \phi_{Bp}) q^{-1}]}{q} \quad (7)$$

To achieve steady-state carrier densities, sufficient voltage must be applied to enable large band bending and thus achieve significant tunneling through the Schottky barriers. As such this equation is only valid for sufficiently high V_g , which is shown in Supplementary Fig. 13. The integral in the numerator is equal to the total number of photons emitted per cycle. The internal efficiency is unity

when the PL QY is 100% and all of the steady-state carriers undergo recombination ($\beta = 1$). Practically, due to the finite slew rate of the AC source and a finite radiative recombination rate, a fraction of the steady-state carriers exit the semiconductor through the source contact without recombining ($\beta \neq 1$). The external efficiency is given by:

$$\eta_e = \eta_i \eta_{\text{ext}} \quad (8)$$

where η_{ext} is the light extraction efficiency. This is calculated using $(4n^2)^{-1}$ where n is the refractive index of the medium, as well as the optical interference from the Si substrate with a 50 nm SiO₂ layer. The enhancement factor for Si/SiO₂ is experimentally determined to enhance the light-outcoupling by 1.6× for WSe₂ and 2× for WS₂.

References

1. Xia, F., Wang, H., Xiao, D., Dubey, M. & Ramasubramaniam, A. Two-dimensional material nanophotonics. *Nat. Photon.* **8**, 899-907 (2014).
2. Mak, K. F., Lee, C., Hone, J., Shan, J. & Heinz, T. F. Atomically thin MoS₂: A new direct-gap semiconductor. *Phys. Rev. Lett.* **105**, 136805 (2010).
3. Amani, M. *et al.* Near-unity photoluminescence quantum yield in MoS₂. *Science* **350**, 1065-1068 (2015).
4. Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-layer MoS₂ transistors. *Nat. Nanotechnol.* **6**, 147-150 (2011).
5. Desai, S. B. *et al.* MoS₂ transistors with 1-nanometer gate lengths. *Science* **354**, 99-101 (2016).
6. Amani, M. *et al.* Recombination kinetics and effects of superacid treatment in sulfur- and selenium-based transition metal dichalcogenides. *Nano Lett.* **16**, 2786-2791 (2016).
7. Wu, Wenzhuo *et al.* Piezoelectricity of single-atomic-layer MoS₂ for energy conversion and piezotronics. *Nature* **514**, 470-474 (2014).
8. Zhang, Y. J., Oka, T., Suzuki, R., Ye, J. T. & Iwasa, Y. Electrically switchable chiral light-emitting transistor. *Science* **344**, 725-728 (2014).
9. Fang, H. *et al.* Strong interlayer coupling in van der Waals heterostructures built from single-layer chalcogenides. *Proc. Nat. Acad. Sci.* **111**, 6198-6202 (2014).
10. Kang, K. *et al.* High-mobility three-atom-thick semiconducting films with wafer-scale homogeneity. *Nature* **520**, 656-660 (2015).
11. Ahn, G. H. *et al.* Strain-engineered growth of two-dimensional materials. *Nature Commun.* **8**, 608 (2017).
12. Nakamura, S., Senoh, M. S. & Mukai, T. High-power InGaN/GaN double-heterostructure violet light emitting diodes. *Appl. Phys. Lett.* **62**, 2390-2392 (1993).
13. Ross, J. S. *et al.* Electrically tunable excitonic light-emitting diodes based on monolayer WSe₂ p-n junctions. *Nat. Nanotechnol.* **9**, 268-272 (2014).
14. Baugher, B. W. H., Churchill, H. O. H., Yang, Y. & Jarillo-Herrero, P. Optoelectronic devices based on electrically tunable p-n diodes in a monolayer dichalcogenide. *Nat. Nano.* **9**, 262-267 (2014).
15. Pospischil, A., Furchi, M. M. & Mueller, T. Solar-energy conversion and light emission in an atomic monolayer p-n diode. *Nat. Nanotechnol.* **9**, 257-261 (2014).
16. Withers, F. *et al.* Light-emitting diodes by band-structure engineering in van der Waals heterostructures. *Nat. Mater.* **14**, 301-306 (2015).
17. Withers, F. *et al.* WSe₂ Light-Emitting Tunneling Transistors with Enhanced Brightness at Room Temperature. *Nano Lett.*, **15**, 8223-8228 (2015)
18. Butler, K. H., Jerome, C. W. & Waymouth, J. F. The electroluminescent lamp: A new light source. *Electr. Eng.* **73**, 524-528 (1954).
19. Wood, V. *et al.* Electroluminescence from nanoscale materials *via* field-driven ionization. *Nano. Lett.* **11**, 2927-2932 (2011).
20. Cho, S. H. *et al.* High performance AC electroluminescence from colloidal quantum dot hybrids. *Adv. Mater.* **24**, 4540-4546 (2012).
21. Xu, J., Carroll, D. L. Smith, G. M., Dun, C. & Cui, Y. Achieving high performance in AC-field driven organic light sources. *Sci. Rep.* **6**, 24116 (2016).
22. Gutierrez, H. R. *et al.* Extraordinary room-temperature photoluminescence in triangular WS₂ monolayers. **13**, 3447-3454 (2013).
23. Tonndorf, P. *et al.* Photoluminescence emission and Raman response of monolayer MoS₂,

- MoSe₂, and WSe₂. *Opt. Express* **21**, 4908-4916 (2013).
24. Ramasubramaniam, A. Large excitonic effects in monolayers of molybdenum and tungsten dichalcogenides. *Phys. Rev. B* **86**, 115409 (2012).
 25. Lien D.-H. *et. al.* Engineering Light Outcoupling in 2D Materials. *Nano Lett.* **15**, 1356-1361 (2015).
 26. Yablonovitch, E., Gmitter, T. J. & Bhat, R. Inhibited and enhanced spontaneous emission from optically thin AlGaAs/GaAs double heterostructures. *Phys. Rev. Lett.* **61**, 2546-2549 (1988).
 27. Ciraci, C. *et. al.* Probing the ultimate limits of plasmonic enhancement. *Science* **337**, 1072-1074 (2012).
 28. Eggleston, M. S., Messer, K., Zhang, L., Yablonovitch, E. & Wu, M. C. Optical antenna enhanced spontaneous emission. *Proc. Nat. Acad. Sci.* **112**, 1704-1709 (2014).
 29. Wu, S. *et. al.* Monolayer semiconductor nanocavity lasers with ultralow thresholds. *Nature* **520**, 69-72 (2015).
 30. Ma, D. *et. al.* A universal etching-free transfer of MoS₂ films for applications in photodetectors. *Nano Res.* **8**, 3662-3672 (2015).

⁷MoS₂ Heterojunctions by Thickness Modulation

7.1 Introduction

Semiconducting transition metal dichalcogenides (TMDCs) with a layered crystal structure exhibit unique electrical^{1, 2} and optical properties.³⁻⁵ TMDCs provide opportunities in exploring new device concepts given their atomic level flatness, and ability to form van der Waals (vdW) heterostructures with strong interlayer coupling.⁶⁻⁸ For instance, vdW heterobilayers of MoS₂/WSe₂ have been recently reported to exhibit spatially *direct* light absorption but spatially *indirect* light emission, representing a highly intriguing material property.^{9, 10} Here, we explore the optoelectronic properties of lateral “hetero”-junctions formed on a single crystal of MoS₂ of varying thickness (i.e., number of layers). As a result of the quantum confinement effect,¹¹ when the thickness of a MoS₂ crystal is scaled down to a monolayer the optical band gap increases from 1.29 eV (indirect) to 1.85 eV (direct).^{12, 13} The change in the band structure and the electron affinity of MoS₂ with layer number opens up the path to the formation of atomically sharp heterostructures, not by changing composition but rather by changing layer thickness. We experimentally examine the surface potential of this thickness modulated heterojunction by using Kelvin probe force microscopy (KPFM). We further use scanning photocurrent microscopy (SPCM) to probe the photoresponse of the junction. A large photocurrent response is observed at the monolayer/multilayer junction interface which confirms the presence of a strong built-in electric field at the interface. Device modeling is used in parallel to experiments to understand the underlying mechanism of the observed photocurrents and the band-alignments at the junction interface, suggesting the formation of a type-I heterojunction.

SPCM has been previously used to study the photoresponse of metal contacted MoS₂ transistors, where the channel thickness for MoS₂ was uniform throughout the device.^{14, 15} The results have shown that the photoresponse is primarily driven by the metal/MoS₂ Schottky contacts and photothermoelectric effect.¹⁵ In distinct contrast to previous studies, we observe that the peak photoresponse is spatially located at the MoS₂ monolayer/multilayer junction for our lateral heterojunctions and not at the metal contacts.

⁷ Reprinted with permission from M. Tosun*, D. Fu*, S.B. Desai*, et. al., *Scientific Reports*, 5, 10990, 2015. Copyright 2015 Nature Publishing Group (* denotes equal contribution)

7.2 Band offset extraction at the monolayer-multilayer MoS₂ junction




Figure 1. a. Atomic Force Microscope (AFM) image of a monolayer-multilayer MoS₂ flake. b. Representative energy band diagrams of isolated monolayer and multilayer MoS₂ with respect to the AFM tip, depicting CPD and work function values. c. Kelvin Force Probe Microscope (KPFM) image of a representative 1L-14L MoS₂ flake. d. Representative band diagram of a monolayer-multilayer device at equilibrium.

KPFM is performed to spatially map the surface potential, and shed light on the band offsets at the monolayer-multilayer interface. The sample surface topography and contact potential difference (CPD) between the tip and sample are measured simultaneously.^{16, 17} Figure 1a demonstrates a monolayer-multilayer junction flake with 10 nm of multilayer (~14 layers; 14L) thickness. In this particular flake, monolayer to multilayer transition occurs across ~100 nm of the lateral distance in a terraced manner. KPFM is performed using a Bruker MultiMode atomic force microscope under ambient conditions. A Si cantilever tip coated with Pt-Ir (SCM-PIT, Bruker Co.) is used in the tapping mode. Electrical contacts to the MoS₂ flake were grounded during the measurements. An AC voltage of 2 V is applied to the tip while the tip height is kept constant at 5nm. The measured DC voltage of the tip, corresponding to CPD, determines the work function difference between the AFM tip (Pt-Ir) and each region of the MoS₂ flake,^{18, 19} i.e., $CPD_{\text{mono}} = \frac{(\Phi_{\text{tip}} - \Phi_{\text{mono}})}{e}$ for the monolayer side and $CPD_{\text{multilayer}} = \frac{(\Phi_{\text{tip}} - \Phi_{\text{multilayer}})}{e}$ for the multilayer side. Φ_{mono} , $\Phi_{\text{multilayer}}$, and Φ_{tip} are the work functions of monolayer MoS₂, multilayer MoS₂, and the surface of AFM tip, respectively (Fig. 1b). The measured surface potential difference, $\Delta CPD = CPD_{\text{mono}} - CPD_{\text{multilayer}} = \left(\frac{\Phi_{\text{multilayer}} - \Phi_{\text{monolayer}}}{e} \right)$, corresponds to the band bending in the

vacuum level E_{vac} at thermal equilibrium, and is also equal to the workfunction difference between the monolayer and the multilayer (Fig. 1b). KPFM map of a representative 1L-14L flake is shown in Fig. 1c. From KPFM measurements, the workfunction difference is found to be ~ 80 meV (Fig. 1c).^{20, 21} Next, we focus on obtaining the energy band diagram for the heterojunction by first extracting the conduction band offset at the interface. The conduction band offset $\Delta E_C = (\chi_{\text{multilayer}} - \chi_{\text{mono}})$ at the heterojunction corresponds to the electron affinity difference between the monolayer (χ_{mono}) and multilayer ($\chi_{\text{multilayer}}$). The workfunction difference between monolayer and multilayer is related to effective density of states (N_C), ΔE_C and doping levels (N_D) as shown in Eq. 1.

$$\Phi_{\text{multi-mono}} = \left[\Delta E_C - kT \left(\ln \left(\frac{\left(\frac{N_{D,\text{multi}}}{N_{C,\text{multi}}} \right)}{\left(\frac{N_{D,\text{mono}}}{N_{C,\text{mono}}} \right)} \right) \right) \right] \dots (1)$$

Boltzmann approximation is considered while deriving Eq. 1. Next we assume the doping level per unit volume is identical in both monolayer and multilayer flakes. Thus Eq. 1 becomes,

$$\Phi_{\text{multi-mono}} = \Delta E_C - kT \left(\frac{3}{2} \right) \ln \left(\frac{(m_n^*)_{\text{mono}}}{(m_n^*)_{\text{multi}}} \right) \dots (2)$$

$\Phi_{\text{multi-mono}}$ is measured from KPFM, effective mass values for electrons are taken to be $m_{n,\text{mono}}^* = 0.407 m_0$ and $m_{n,\text{multi}}^* = 0.574 m_0$.²² From these parameters, ΔE_C of ~ 67 meV at the 1L-14L interface is extracted. This band offset corresponds to a type-I heterojunction as depicted in the qualitative band diagram of Figure 1d. Note that the relative values of the dielectric constant of monolayer and multilayer MoS₂ determine the electric fields and hence the band bending on both sides of the heterojunction. The dielectric constants are assumed to be the same (~ 4) in this work.²³

7.3 Photoresponse at the monolayer-multilayer MoS₂ junction

Scanning photocurrent microscopy (SPCM), a spatially resolved photodetection technique that combines electrical measurement and local illumination with a focused laser beam is used to probe the local photoresponse of the monolayer-multilayer MoS₂ devices.²⁴⁻²⁹ Optical image of a representative device is shown in Figure 2a. Here, the device consists of a 1L-5L MoS₂ junction. The channel lengths for the monolayer and the multilayer regions are $\sim 2 \mu\text{m}$ each. The contact to the monolayer is defined as the source electrode and is electrically grounded. The contact to the multilayer MoS₂ serves as the drain electrode to which an external voltage, V_{DS} is applied during the measurements. The heavily doped Si substrate serves as the global back-gate to which voltage, V_{G} can be applied to modulate the electric potential in MoS₂. The device is locally illuminated by a focused laser beam (wavelength: 488 nm, diameter: $\sim 1 \mu\text{m}$) as depicted in Figure 2b. The spatial resolution of the scanning stage is $0.1 \mu\text{m}$. The light current, I_{light} is recorded as the laser spot is scanned across the length of the device. The photocurrent, $I_{\text{photocurrent}}$, is then obtained as a function of illumination spot by subtracting the dark current of the device, I_{dark} , from I_{light} . In contrast to previous reports studying the photoresponse in MoS₂ single layer or multilayer devices (Fig. S2),^{3, 14, 15, 30} the peak photocurrent in our device is observed at the monolayer-multilayer interface rather than the metal/semiconductor junction. Figure 2c shows the spatial response of the photocurrent along the dashed line of Fig. 2a at $V_{\text{G}} = 0$ V and laser intensity of $0.78 \mu\text{W}$. Source-drain voltage is varied from -0.5 V to 0.5 V. Even without source drain bias ($V_{\text{DS}} = 0$ V), a finite short circuit

current (~ 8 nA) is measured as seen in the inset of Figure 2c. This implies that the expected band bending and the resulting built-in electric field that is induced by the difference in the electron affinities of the monolayer and multilayer MoS₂ regions is capable of separating the electron-hole pairs generated at the monolayer-multilayer interface. The dependence of the photocurrent on V_{DS} and the excitation power is investigated to further characterize the monolayer-multilayer junction devices. The peak photocurrent, corresponding to the local illumination of the monolayer-multilayer interface, is measured at different illumination intensities of 2 nW, 0.78 μ W, 2 μ W and 10 μ W and V_{DS} of -0.5 V to 0.5 V at $V_{GS} = 0$ V (Figure 2d). The photocurrent increases as the applied V_{DS} bias is increased due to the contribution of the enhanced drift current and decreased transit time of the electrons.³ The increase in the photocurrent with the illumination intensity can be attributed to generation of higher number of electron-hole pairs. It is important to note that in all different intensities and V_{DS} values the peak photocurrent response is observed at the monolayer-multilayer heterojunction.




Figure 2. a. Optical microscope image of the monolayer-multilayer device with Ni/Au (30nm/30nm) contacts. b. Schematic representation of the SPCM measurement. c. Photoresponse of the monolayer-multilayer MoS₂ flake versus position along the dashed line at $V_{GS} = 0$ V, with illumination power of 0.78 μ W and with $V_{DS} = -0.5$ V, $V_{DS} = 0.5$ V and $V_{DS} = 0$ V. d. Peak photocurrent vs. V_{DS} at $V_{GS} = 0$ V with different illumination powers.

7.4 Device Modeling

Device modeling was performed using TCAD Sentaurus to further understand the junction properties for a monolayer-multilayer device. For the Sentaurus simulations a $\Delta E_C \sim 67$ meV, calculated from the KPFM data is used. The doping level for both monolayer and multilayer regions are assumed to be $N_{D,mono} = N_{D,multi} = 10^{18} \text{ cm}^{-3}$.³⁴ The effect of the back gate is modeled as a change in the device doping concentration. The effective mass values are taken to be $m_e^* \sim 0.407 m_0$ for the monolayer and $m_e^* \sim 0.574 m_0$ for the multilayer as described earlier.²² The dielectric constants are assumed to be the same $\epsilon_{mono} = \epsilon_{multilayer} = 4 \epsilon_0$.²³ For the simulated device, the exact dimensions of the measured device presented in Figure 2 are used. Electron affinities are assumed to be $\chi_{monolayer} = 4 \text{ eV}$ ³⁵ and $\chi_{multilayer} = 4.067 \text{ eV}$, such that $\Delta E_C = 67 \text{ meV}$ as obtained earlier using the experimental KPFM data. Measured values for bandgap of monolayer (1.85 eV) and 5 layers (1.4 eV) are used.¹² A light window of $1 \mu\text{m}$ is used that corresponds to the spot size of the laser and shined in the center of the junction. A laser wavelength of 488 nm and an absorption coefficient of $\sim 10^6 \text{ cm}^{-1}$ for the monolayer and 10^5 cm^{-1} for the multilayer side is assumed for the simulations.^{14, 36} Thus with the assumptions stated above and using the KPFM information, simulations revealed a type – I heterojunction band alignment in the monolayer – multilayer MoS₂ heterojunction flake as seen in Fig 3a-c.




Figure 3. Simulated band diagrams at a, $V_{DS} = 0 \text{ V}$, b, $V_{DS} = -0.5 \text{ V}$ and c, $V_{DS} = 0.5 \text{ V}$ in dark and with light shined at the monolayer – multilayer MoS₂ junction. d. Simulated photocurrent vs. V_{DS} at different laser powers. e. Simulated photocurrent vs. V_{DS} with different ΔE_C values.

Figure 3a shows the simulated band diagram at $V_{DS} = 0 \text{ V}$ for the dark condition and when light is illuminated at the monolayer-multilayer interface. Under illumination, Fermi levels split ($E_{F,n}$ and $E_{F,p}$) as a result of the generation of the electron hole pairs. At a simulated laser power of

0.78 μ W, low level injection conditions prevail and no change in the quasi Fermi level for electrons is observed as seen in Fig. 3a. At zero V_{DS} bias, due to the built-in electric field at the heterojunction, electrons that are generated at the monolayer side of the monolayer-multilayer junction are swept to the monolayer side (source). However electrons generated at the multilayer side are subjected to a barrier height of 67 meV. Holes do not encounter any barrier and freely move to the multilayer side (drain). This is consistent with the measured SPCM data, where a negative photocurrent of 8 nA is recorded at zero V_{DS} signifying that the electrons are collected at the source (monolayer) and holes at the drain (multilayer) side.

When a negative V_{DS} (Fig. 3b) is applied to the multilayer side (drain), there is a higher built-in electric field and a wider depletion region at the junction. A wider depletion region at the monolayer side allows the separation of a larger number of photogenerated electron-hole pairs thus resulting in a larger negative photocurrent compared to the case of zero V_{DS} as the electrons get swept to the monolayer side (source) and holes swept to the multilayer side (drain) freely. However electrons generated at the multilayer side still face a barrier height of \sim 67 meV, just like in the case of zero bias. By applying a positive V_{DS} (Fig. 3c) the barrier height for electron transport from the monolayer to the multilayer is nearly diminished. Electron-hole pairs generated at the monolayer side contribute to the photocurrent since holes move to the monolayer side (source) freely and electrons can go over the decreased barrier height and move to the multilayer side (drain). Whereas, electron-hole pairs generated at the multilayer side don't contribute to the photocurrent since holes see a barrier of ΔE_V (\sim 0.383eV). This current flow mechanism is consistent with measuring positive photocurrent at $V_{DS} > 0$ and measuring negative photocurrent for $V_{DS} < 0$ as seen in Fig. 2d.

Photocurrent vs. applied V_{DS} is also simulated in TCAD Sentaurus with different illumination intensities. The same parameters and assumptions that are used to generate the band diagrams mentioned above are used to simulate the V_{DS} and the light intensity dependence of the photocurrent. In the SPCM measurements, as seen in Fig. 2c, at $V_{DS} = 0$ V a negative photocurrent is observed. As the applied bias is increased to $V_{DS} = 0.1$ V, photocurrent becomes positive (Fig. 2d). This implies that the experimental crossover from the negative photocurrent to positive photocurrent is in between $V_{DS} = 0$ V and $V_{DS} = 0.1$ V. The simulated photocurrents are shown in Fig. 3d-e. The simulation is in qualitative agreement with the experimental data, with the transition from the negative to positive photocurrent occurring at positive V_{DS} values. The negative to positive photocurrent crossover voltage is sensitive to the parameter values assumed for the simulations. Figure 3e illustrates the large dependence of the simulated crossover voltage on the ΔE_C value. Quantitative differences between the simulated and experimental data can also arise from the presence of a terraced junction as described in Fig. 1a, compared to the ideal step heterojunction simulated in Sentaurus. The Sentaurus simulations however qualitatively explain the experimental data and all the trends, but a quantitative analysis warrants simulations or first principle calculations using exact values of absorption coefficient, electron affinities, effective masses, doping, carrier lifetimes, diffusion lengths, etc.

7.5 Conclusion

In conclusion, the type-I heterojunctions enabled by lateral thickness modulation of MoS₂ are demonstrated. The junction properties are characterized by KPFM and SPCM. A workfunction difference of 80 meV is measured by KPFM. Furthermore, a conduction band offset of 67 meV is extracted from the difference in the electron affinities and work functions of the monolayer and multilayer regions of the MoS₂. Photocurrent generation at the monolayer-multilayer heterojunction is observed with SPCM. The peak photocurrent generation at the monolayer-multilayer junction is attributed to the electric field in the depletion region at the heterojunction formed by the difference in the band gaps and the electron affinities of the monolayer and the multilayer flake. A short circuit current of 8 nA is measured due to the built-in electric field being able to separate and collect the generated electron hole pairs at the monolayer-multilayer junction. The photoresponsivity of the monolayer-multilayer MoS₂ junction is studied with respect to the incident light power and the source-drain bias. The demonstration of the type-I heterojunction on the same MoS₂ flake will inspire further investigation regarding the electronic transport properties of the atomically sharp type-I band alignment in the TMDC flakes.

References

1. Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V., Kis, A. Single-layer MoS₂ transistors. *Nat Nano.* **6**, 147-150 (2011).
2. Fang, H., *et al.* High-Performance Single Layered WSe₂ p-FETs with Chemically Doped Contacts. *Nano Lett.* **12**, 3788-3792 (2012).
3. Lopez-Sanchez, O., Lembke, D., Kayci, M., Radenovic, A., Kis, A. Ultrasensitive photodetectors based on monolayer MoS₂. *Nat Nano.* **8**, 497-501 (2013).
4. Baugher, B. W. H., Churchill, H. O. H., Yang, Y., Jarillo-Herrero, P. Optoelectronic devices based on electrically tunable p-n diodes in a monolayer dichalcogenide. *Nat Nano.* **9**, 262-267 (2014).
5. Ross, J. S. *et al.* Electrically tunable excitonic light-emitting diodes based on monolayer WSe₂ p-n junctions. *Nat Nano.* **9**, 268-272 (2014).
6. Cheng, R. *et al.* Electroluminescence and Photocurrent Generation from Atomically Sharp WSe₂/MoS₂ Heterojunction p-n Diodes. *Nano Lett.* **14**, 5590-5597 (2014).
7. Gong, Y. *et al.* Vertical and in-plane heterostructures from WS₂/MoS₂ monolayers. *Nat Mater.* **13**, 1135-1142 (2014).
8. Furchi, M. M., Pospischil, A., Libisch, F., Burgdörfer, J., Mueller, T. Photovoltaic Effect in an Electrically Tunable van der Waals Heterojunction. *Nano Lett.* **14**, 4785-4791 (2014).
9. Fang, H. *et al.* A. Strong interlayer coupling in van der Waals heterostructures built from single-layer chalcogenides. *Proc. Natl. Acad. Sci. U.S.A.* **111**, 6198-6202 (2014).
10. Lee, C.-H. *et al.* Atomically thin p-n junctions with van der Waals heterointerfaces. *Nat Nano.* **9**, 676-681 (2014).
11. Kuc, A., Zibouche, N., Heine, T. Influence of quantum confinement on the electronic structure of the transition metal sulfide. *Phys. Rev. B.* **83**, 245213 (2011).
12. Mak, K. F., Lee, C., Hone, J., Shan, J., Heinz, T. F. Atomically Thin MoS₂: A New Direct-Gap Semiconductor. *Phys. Rev. Lett.* **105**, 136805 (2010).
13. Splendiani, A. *et al.* Emerging Photoluminescence in Monolayer MoS₂. *Nano Lett.* **10**, 1271-1275 (2010).
14. Wu, C.-C. *et al.* Elucidating the Photoresponse of Ultrathin MoS₂ Field-Effect Transistors by Scanning Photocurrent Microscopy. *J. Phys. Chem. Lett.* **4**, 2508-2513 (2013).
15. Buscema, M. *et al.* Large and Tunable Photothermoelectric Effect in Single-Layer MoS₂. *Nano Lett.* **13**, 358-363 (2013).
16. Wang, X., Xie, W., Chen, J., Xu, J.-B. Homo- and Hetero- p-n Junctions Formed on Graphene Steps. *ACS Appl. Mater. Interfaces.* **6**, 3-8 (2013).

17. Ko, C., Yang, Z., Ramanathan, S. Work Function of Vanadium Dioxide Thin Films Across the Metal-Insulator Transition and the Role of Surface Nonstoichiometry. *ACS Appl. Mater. Interfaces*. **3**, 3396-3401 (2011).
18. Nonnenmacher, M., O'Boyle, M. P., Wickramasinghe, H. K. Kelvin probe force microscopy. *Appl. Phys. Lett.* **58**, 2921-2923 (1991).
19. Melitz, W., Shen, J., Kummel, A. C., Lee, S. Kelvin probe force microscopy and its application. *Surf. Sci. Rep.* **66**, 1-27 (2011).
20. Ochedowski, O. *et al.* Effect of contaminations and surface preparation on the work function of single layer MoS₂. *Beilstein J. Nanotechnol.* **5**, 291-297 (2014).
21. Choi, S., Shaolin, Z., Yang, W. Layer-number-dependent work function of MoS₂ nanoflakes. *J. Korean Phys. Soc.* **64**, 1550-1555 (2014).
22. Zahid, F., Liu, L., Zhu, Y., Wang, J., Guo, H. A generic tight-binding model for monolayer, bilayer and bulk MoS₂. *AIP Adv.* **3**, 052111 (2013).
23. Santos, E. J. G., Kaxiras, E. Electrically Driven Tuning of the Dielectric Constant in MoS₂ Layers. *ACS Nano*. **7**, 10741-10746 (2013).
24. Miller, C. *et al.* Unusually long free carrier lifetime and metal-insulator band offset in vanadium dioxide. *Phys. Rev. B*. **85**, 085111 (2012).
25. Balasubramanian, K., Burghard, M., Kern, K., Scolari, M., Mews, A. Photocurrent Imaging of Charge Transport Barriers in Carbon Nanotube Devices. *Nano Lett.* **5**, 507-510 (2005).
26. Gu, Y., Romankiewicz, J. P., David, J. K., Lensch, J. L., Lauhon, L. J. Quantitative Measurement of the Electron and Hole Mobility–Lifetime Products in Semiconductor Nanowires. *Nano Lett.* **6**, 948-952 (2006).
27. Graham, R., Miller, C., Oh, E., Yu, D. Electric Field Dependent Photocurrent Decay Length in Single Lead Sulfide Nanowire Field Effect Transistors. *Nano Lett.* **11**, 717-722 (2010).
28. Fu, D. *et al.* Electrothermal Dynamics of Semiconductor Nanowires under Local Carrier Modulation. *Nano Lett.* **11**, 3809-3815 (2011).
29. Yu, D., Graham, R. Scanning Photocurrent Microscopy in Semiconductor Nanostructures. *Mod. Phys. Lett. B*. **27**, 1330018 (2013).
30. Yin, Z. *et al.* Single-Layer MoS₂ Phototransistors. *ACS Nano*. **6**, 74-80 (2011).
31. Esmaeili-Rad, M. R., Salahuddin, S. High Performance Molybdenum Disulfide Amorphous Silicon Heterojunction Photodetector. *Sci. Rep.* **3**, 2345; DOI:10.1038/srep02345 (2013).
32. Sze, S. M. *Semiconductor devices, physics and technology*. [668-669] (Wiley, New Jersey, 2007).

33. Li, H.-M. *et al.* Metal-Semiconductor Barrier Modulation for High Photoresponse in Transition Metal Dichalcogenide Field Effect Transistors. *Sci. Rep.* **4**, 4041; DOI: 10.1038/srep04041 (2014).
34. Fang, H. *et al.* Degenerate n-Doping of Few-Layer Transition Metal Dichalcogenides by Potassium. *Nano Lett.* **13**, 1991-1995 (2013).
35. Kang, J., Liu, W., Sarkar, D., Jena, D., Banerjee, K. Computational Study of Metal Contacts to Monolayer Transition-Metal Dichalcogenide Semiconductors. *Phys. Rev. X.* **4**, 031005 (2014).
36. Bernardi, M., Palummo, M., Grossman, J. C. Extraordinary Sunlight Absorption and One Nanometer Thick Photovoltaics Using Two-Dimensional Monolayer Materials. *Nano Lett.* **13**, 3664-3670 (2013).
37. Das, S., Chen, H.-Y., Penumatcha, A. V., Appenzeller, J. High Performance Multilayer MoS₂ Transistors with Scandium Contacts. *Nano Lett.* **13**, 100-105 (2012).
38. Kaushik, N. *et al.* Schottky barrier heights for Au and Pd contacts to MoS₂. *Appl. Phys. Lett.* **105**, 113505 (2014).
39. Amani, M. *et al.* Growth-substrate induced performance degradation in chemically synthesized monolayer MoS₂ field effect transistors. *Appl. Phys. Lett.* **104**, 203506 (2014).
40. Kang, J., Liu, W., Banerjee, K. High-performance MoS₂ transistors with low-resistance molybdenum contacts. *Appl. Phys. Lett.* **104**, 093106 (2014).

Conclusion and outlook

The insatiable need for better performance, at low cost and low power consumption will drive electronics innovations in terms of device structure, materials innovation, and process integration. With continued advancement of materials processing, the integration of nanomaterials and low dimensional systems is inevitable. It will be useful to summarize all the key results of this thesis to gain insight and plan for the future.

2D materials like MoS₂ and WSe₂ have remarkable materials properties even at monolayer limits. The higher effective masses and larger bandgaps of these materials along with the low dielectric constants make them ideal candidates for low power applications in the sub-5 nm physical gate length regime. The demonstration of carbon nanotube gated MoS₂ transistors is a useful step in this direction, but for large scale integration of these nanomaterials, high quality wafer scale growth and process stable doping of 2D materials remain as key challenges. Additionally, MoS₂ may not be the most optimal material of choice for all applications, and it would be useful to consider other channel materials like WSe₂ which has an effective mass of $\sim 0.35 m_0$ for electrons. This will allow for a better trade-off between ballistic current which will dictate the On current of the transistor and the level of direct source-to-drain-leakage, which will determine the On/Off current ratio of the transistor.

Apart from 2D scaling, the use of 2D materials in 3D integration for back end of line electronics layers remains an interesting application, mainly given the possibility of low temperature growth and low temperature processing of these materials¹. Previous demonstrations of 3D monolithic CMOS integration using mechanically exfoliated 2D material layers for implementing basic digital and analog circuits show the promise for reducing circuit footprint^{2,3}. Monolithic integration of 2D materials on top of existing silicon based logic would allow for much higher electronics density. Potential back-end-of-line applications for which 2D materials would be useful would be memory driving circuits and I/O circuits. Further work in the area of high quality low-temperature growth using techniques like plasma sulfurization / selenization and atomic layer deposition is thus essential.




Figure 1: Low-temperature selenization of transition metal oxides¹




Figure 2: Cross section schematic, top view microscope image and cross section TEM image of 3D CMOS inverter made using MoS₂ and WSe₂ as channel materials ²

As transistor sizes shrink to the atomic scale and so do the physical dimensions of the gate, the quantum capacitance of the gate will become an important factor which must be considered while evaluating the performance of the transistors. The gate structures today are already complicated structures consisting of TiN / TaN layers with metal fills of W or Co. As the sizes of the gates shrink, the thickness of these layers will also reduce and gate quantum capacitance will affect the channel charge. The demonstration of quantization features in SOI channel with CNT gate transistors, resulting from the Van Hove singularities of the CNT prove that by engineering the DOS of the gate, it is possible to design and obtain pre-determined transfer characteristics. Further work involving devices should be aimed at improving the On currents and also making the steps more prominent. For the specific case of gate DOS being delta functions with respect to energy, a transconductance curve with steps can be obtained, with potential applications in multi-level memory and logic applications, which would lead to denser electronics.

Strain engineering leads to a drastic improvement in the photoluminescence of multilayer WSe₂ and the largest change is for a bilayer. It would be important to correlate this change in PL properties with the material parameters like carrier lifetime and internal photoluminescence quantum yield. Additionally, it would be important to investigate the electrical properties of WSe₂ under strain, *v.i.z.* carrier mobility and electronic bandgap change. Strain engineered growth of WSe₂ observing similar effects on PL of CVD grown materials has already been achieved ⁴. Implementing strain in 2D material based electronic devices and finding suitable ways to maintain strain remain unsolved challenges.

The gold mediated exfoliation method was demonstrated mainly for TMDs. However in principle it could be applicable to other 2D materials as well. An investigation into the mechanism of coupling between the topmost layer of the layered material and the gold would provide insight into the exact mechanisms responsible for the high yield of monolayers from this process. This in turn would allow for the proper selection of the material to be deposited on top of the layered crystal, so as to optimize the level of strain induced in the topmost layer of the crystal, while at the

same time not inducing any defects in the process. Finally, developing a technique / process to transfer patterned monolayer TMDs using this technique would be ideal for integrating 2D monolayers on top of arbitrary substrates.

The monolayer light emitting devices, and the pulsed electroluminescence technique is ideal for application in cases where the semiconductors are hard to dope p/n type, and which mostly form Schottky contacts. This is specifically the case for wide-bandgap semiconductors which may be used to achieve ultra-violet light emission using the simple operation mechanism described in chapter 6. The pulsed EL technique is also useful for monolayer semiconductors which are hard to dope using traditional doping strategies like substitutional doping.

The efficiency of these devices is low, and the large band bending during the transient which is responsible for allowing bipolar injection from the same contact, may be the reason for the same. Scaling the gate oxide thickness would potentially help reduce the gate voltage needed for the operation of the device, and hence lower the level of potential hot-carriers at the Schottky contact. Finally, for the materials used for demonstrating the concept of transient EL, the PL internal quantum yield is very low at high carrier injection values because of biexcitonic recombination mechanism. Finding materials which have a lower biexcitonic recombination coefficient is therefore critical to the development of higher efficiency light emitting devices using this technique. Another technique to reduce the biexcitonic recombination coefficient may be encapsulating the 2D light emitting layer in materials with different dielectric constants, thereby changing the excitonic binding energy of the material.

Lateral 2D heterostructures by means of thickness modulation, provide an interesting and convenient way to form atomically sharp and well defined heterostructures. The large variation in the band gap for 2D materials like TMDs in the few layer range is the factor which make this possible, allowing for applications like photodetectors.

References:

1. H. Medina, J.-G. Li, T.-Y. Su, Y.-W. Lan, S.-H. Lee, C.-W. Chen, Y.-Z. Chen, A. Manikandan, S.-H. Tsai, A. Navabi, X. Zhu, Y.-C. Shih, W.-S. Lin, J.-H. Yang, S. R. Thomas, B.-W. Wu, C.-H. Shen, J.-M. Shieh, H.-N. Lin, A. Javey, K. L. Wang, and Y.-L. Chueh. "Wafer-Scale Growth of WSe₂ Monolayers Toward Phase-Engineered Hybrid WO_x/WSe₂ Films with Sub-ppb NO_x Gas Sensing by a Low-Temperature Plasma-Assisted Selenization Process", *Chemistry of Materials*, 29 (4), 1587–1598, 2017
2. A. B. Sachid, M. Tosun, S. B. Desai, C.-Y. Hsu, D.-H. Lien, S. R. Madhvapathy, Y.-Z. Chen, M. Hettick, J. S. Kang, Y. Zeng, J.-H. He, E. Y. Chang, Y.-L. Chueh, A. Javey, C. Hu, "Monolithic 3D CMOS using Layered Semiconductors", *Advanced Materials*, 28, 2547–2554, 2016
3. A. B. Sachid, S. B. Desai, A. Javey, C. Hu. "High-Gain Monolithic 3D CMOS Inverter using Layered Semiconductors", *Applied Physics Letters*, 111, 222101, 2017
4. G. H. Ahn, M. Amani, H. Rasool, D.-H. Lien, J. P. Mastandrea, J. W. Ager, M. Dubey, D. C. Chrzan, A. M. Minor, A. Javey. "Strain-engineered growth of two-dimensional materials", *Nature Communications*, 8, 608, 2017