Skip to main content
eScholarship
Open Access Publications from the University of California

Linking register-transfer and physical levels of design

  • Author(s): Kurdahi, F J.
  • Gajski, D. D.
  • Ramachandran, C.
  • Chaiyakul, V.
  • et al.
Abstract

System and chip synthesis must evaluate candidate Register-Transfer (RT} architectures with respect to finished physical designs. Current RT level cost measures, however, are highly simplified and do not reflect the real physical design. Complete physical design, on the other hand, is quite costly, and infeasible to be iterated many times. In order to establish a more realistic assessment of layout effects, we proposed a new layout model which efficiently accounts for the effects of wiring and floorplanning on the area and performance of RT level designs, before the physical design process. Benchmarking has shown that our model is quite accurate.

Main Content
Current View