Skip to main content
eScholarship
Open Access Publications from the University of California

Clock optimization for high-performance pipelined design

  • Author(s): Juan, Hsiao-ping
  • Gajski, Daniel D.
  • Bakshi, Smita
  • et al.
Abstract

In order to reduce the design cost of pipelined systems, resources may be shared by operations within and across different pipe stages. In order to maximize resource sharing, a crucial decision is the selection of a clock period, since a bad choice can adversely affect the performance and cost of the design. In this report, we present an algorithm to select a clock period that attempts to minimize design area while satisfying a given throughput constraint. Experimental results on several examples demonstrate the quality of our selection algorithm and the benefit of allowing resource sharing across pipe stages.

Main Content
Current View