Skip to main content
Download PDF
- Main
A 300-GHz 52-mW CMOS Receiver with On-Chip LO Generation
- Memioglu, Onur
- Advisor(s): Razavi, Behzad
Abstract
A 300-GHz heterodyne receiver downconverts the input to an IF of 27 GHz and performs quadrature separation, thereby avoiding the need for power-hungry couplers and phase splitters. The LO generation consists of a 270-GHz fundamental-mode subsampling PLL with offset mixing driven by a 108-GHz PLL and a 54-GHz PLL. Fabricated in 28-nm CMOS technology, the receiver provides a voltage gain of 18 dB with a noise figure of 20 dB with I/Q gain mismatch of 1.2 dB and phase mismatch of 5.4 degrees.
Main Content
For improved accessibility of PDF content, download the file to your device.
Enter the password to open this PDF file:
File name:
-
File size:
-
Title:
-
Author:
-
Subject:
-
Keywords:
-
Creation Date:
-
Modification Date:
-
Creator:
-
PDF Producer:
-
PDF Version:
-
Page Count:
-
Page Size:
-
Fast Web View:
-
Preparing document for printing…
0%