Skip to main content
Open Access Publications from the University of California

ChipEst-FPGA : a tool for chip level area and timing estimation of lookup table based FPGAs for high level applications

  • Author(s): Xu, Min;
  • Kurdahi, Fadi J.
  • et al.

The importance of efficient area and timing estimation techniques for hierarchical design methodology is well-established in High-Level Synthesis (HLS), since the estimation allows more realistic exploration of the design space, and hierarchical design methodology matches well with HLS paradigm. In this paper, we present ChipEst-FPGA, a chip level estimator for designs implemented using a hierarchical design methodology for Lookup Table Based FPGAs. In FPGAs, the wire delay may contribute up to 60% of the overall design delay. ChipEst-FPGA uses a realistic model which takes the component area/delay as well as wiring effects into account. We tested our ChipEst-FPGA on several benchmarks and the results show that we can get accurate area and timing estimates efficiently.

Main Content
For improved accessibility of PDF content, download the file to your device.
Current View