Skip to main content
Open Access Publications from the University of California

Design of CMOS ternary latches

  • Author(s): Shou, X Q
  • Kalantari, N
  • Green, Michael M
  • et al.

This paper describes the design methodology of latches with three stable operating points. Open-loop analysis is used to obtain insight into how a conventional binary latch structure can be modified to yield a ternary latch. Four novel ternary latch structures, compatible with a standard CMOS process, are presented. Properties of each latch, including robustness of the ternary behavior, speed, and power dissipation, are described. Measurement results of four RS ternary flip-flops based on the proposed latch structures, fabricated in a standard 0.18-mu m CMOS process, are presented. Maximum operating frequency and skew tolerance are reported for each of the four latches.

Many UC-authored scholarly publications are freely available on this site because of the UC Academic Senate's Open Access Policy. Let us know how this access is important for you.

Main Content
Current View