- Main
Processing issues in top?down approaches to quantum computer development in silicon
Published Web Location
https://doi.org/10.1016/s0167-9317(04)00190-xAbstract
We describe critical processing issues in our development of single-atom devices for solid-state quantum information processing. Integration of single 31P atoms with control gates and single electron transistor (SET) readout structures is addressed in a silicon-based approach. Results on electrical activation of low-energy (15 keV) P implants in silicon show a strong dose effect on the electrical activation fractions. We identify dopant segregation to the SiO2/Si interface during rapid thermal annealing as a dopant loss mechanism and discuss means to minimize it. Silicon nanowire SET pairs with nanowire width of 10-20 nm are formed by electron-beam lithography in SOI. We present initial results from Coulomb blockade experiments and discuss issues of control gate integration for sub-40 nm gate pitches. © 2004 Elsevier B.V. All rights reserved.
Many UC-authored scholarly publications are freely available on this site because of the UC's open access policies. Let us know how this access is important for you.
Main Content
Enter the password to open this PDF file:
-
-
-
-
-
-
-
-
-
-
-
-
-
-