Skip to main content
eScholarship
Open Access Publications from the University of California

A RISC-V Vector Processor With Simultaneous-Switching Switched-Capacitor DC-DC Converters in 28 nm FDSOI

  • Author(s): Zimmer, B
  • Lee, Y
  • Puggelli, A
  • Kwak, J
  • Jevtić, R
  • Keller, B
  • Bailey, S
  • Blagojević, M
  • Chiu, PF
  • Le, HP
  • Chen, PH
  • Sutardja, N
  • Avizienis, R
  • Waterman, A
  • Richards, B
  • Flatresse, P
  • Alon, E
  • Asanović, K
  • Nikolić, B
  • et al.
Abstract

© 2016 IEEE. This work demonstrates a RISC-V vector microprocessor implemented in 28 nm FDSOI with fully integrated simultaneous-switching switched-capacitor DC-DC (SC DC-DC) converters and adaptive clocking that generates four on-chip voltages between 0.45 and 1 V using only 1.0 V core and 1.8 V IO voltage inputs. The converters achieve high efficiency at the system level by switching simultaneously to avoid charge-sharing losses and by using an adaptive clock to maximize performance for the resulting voltage ripple. Details about the implementation of the DC-DC switches, DC-DC controller, and adaptive clock are provided, and the sources of conversion loss are analyzed based on measured results. This system pushes the capabilities of dynamic voltage scaling by enabling fast transitions (20 ns), simple packaging (no off-chip passives), low area overhead (16%), high conversion efficiency (80%-86%), and high energy efficiency (26.2 DP GFLOPS/W) for mobile devices.

Many UC-authored scholarly publications are freely available on this site because of the UC's open access policies. Let us know how this access is important for you.

Main Content
Current View