Skip to main content
eScholarship
Open Access Publications from the University of California

Design and performance of a custom ASIC digitizer for wire chamber readout in 65 nm CMOS technology

  • Author(s): Lee, MJ
  • Brown, DN
  • Chang, JK
  • Ding, D
  • Gnani, D
  • Grace, CR
  • Jones, JA
  • Kolomensky, YG
  • Lippe, HVD
  • McVittie, PJ
  • Stettler, MW
  • Walder, JP
  • et al.
Abstract

© 2015 IOP Publishing Ltd and Sissa Medialab srl. We present the design and performance of a prototype ASIC digitizer for integrated wire chamber readout, implemented in 65 nm commercial CMOS technology. Each channel of the 4-channel prototype is composed of two 16-bit Time-to-Digital Converters (TDCs), one 8-bit Analog-to-Digital Converter (ADC), a front-end preamplifier and shaper, plus digital and analog buffers that support a variety of digitization chains. The prototype has a multiplexed digital backend that executes a state machine, distributes control and timing signals, and buffers data for serial output. Laboratory bench tests measure the absolute TDC resolution between 74 ps and 480 ps, growing with the absolute delay, and a relative time resolution of 19 ps. Resolution outliers due to cross-talk between clock signals and supply or reference voltages are seen. After calibration, the ADC displays good linearity and noise performance, with an effective number of bits of 6.9. Under normal operating conditions the circuit consumes 32 mW per channel. Potential design improvements to address the resolution drift and tails are discussed.

Many UC-authored scholarly publications are freely available on this site because of the UC Academic Senate's Open Access Policy. Let us know how this access is important for you.

Main Content
Current View