Skip to main content
eScholarship
Open Access Publications from the University of California

An Improved Quadrature Direct Digital Frequency Synthesizer in an FPGA

  • Author(s): Bergeron, Matthew Ryan
  • Advisor(s): Willson, Jr., Alan N.
  • et al.
Abstract

The architecture and design of a high-speed quadrature direct digital frequency synthesizer (DDFS) is presented. The architecture is based on a novel multiplier-based angle-rotation algorithm that does not distort the magnitude of the sine and cosine outputs. This algorithm maps well into the DSP slices present in modern FPGAs. The design has a 32-bit frequency control word, 16-bit outputs, and a tuning resolution of 0.23 Hz at 1 GHz. Implemented in a Xilinx Virtex-7 FPGA, the design dissipates 54.9 mW of power, a performance previously attainable only in ASIC designs.

Main Content
Current View