Skip to main content
Open Access Publications from the University of California

A 34 Gb/s distributed 2 : 1 MUX and CMU using 0.18 mu m CMOS

  • Author(s): Singh, U
  • Li, L J
  • Green, Michael M
  • et al.

A 34 Gb/s 2:1 serializer consisting of a CMOS MUX and CMU using a 0.18 mu m SiGe BiCMOS process is presented. The serializer is based on distributed amplifier topology realized using spiral inductors. The circuit also includes an on-chip 2-channel 2(7) - 1 PRBS generator. The 34 Gb/s serial output has single-ended voltage swing of 380 mV with rise/fall time of 13 ps, and measured ISI is less than 5 ps p-p.

Many UC-authored scholarly publications are freely available on this site because of the UC Academic Senate's Open Access Policy. Let us know how this access is important for you.

Main Content
Current View