Skip to main content
eScholarship
Open Access Publications from the University of California

UC Santa Cruz

UC Santa Cruz Electronic Theses and Dissertations bannerUC Santa Cruz

Hardware Accelerator for Minimap-2 Kernel

  • Author(s): Jain, Kartik Rajesh
  • Advisor(s): Litz, Heiner
  • et al.
Creative Commons 'BY' version 4.0 license
Abstract

Translating the computation-critical part of an application to special-purpose hardware is a standard practice to achieve performance gain and speed-up in execution time. In this thesis, we chose a gene sequence aligner tool: Minimap2 as a workload. This thesis implements the kernel of Minimap2 in hardware using Verilog and parameterizes the design to support parallelism. We subsequently evaluate the design’s performance on timing, speed-up, and area utilization.

Main Content
For improved accessibility of PDF content, download the file to your device.
Current View