Donald Bren School of Information and Computer Sciences

This paper describes a method for incorporating layout parameters to better meet performance contraints. We define an algorithm for synthesis of high-performance designs and present a synthesis tool for use with custom layout generators. Experimental results indicate such an approach produces faster layouts and permits greater area/time tradeoffs than traditional logic synthesis systems.