Skip to main content
eScholarship
Open Access Publications from the University of California

Layout area models for high-level synthesis

Abstract

Traditionally, the common cost functions, the number of functional units, registers and selector inputs, are used in high level synthesis as quality measures. However, these traditional design quality measures may not reflect the real physical design. To establish quality measures based on the physical designs, we propose layout estimation models for two commonly used data path and control layout architectures. The results show that quality measures deriving from our models give an accurate prediction of the final layout. The results also show that traditional cost functions are not good indicators for optimization in high level synthesis.

Main Content
For improved accessibility of PDF content, download the file to your device.
Current View