Skip to main content
eScholarship
Open Access Publications from the University of California

A high-level synthesis flow for custom instruction set extensions for application-specific processors

  • Author(s): Pothineni, N
  • Brisk, P
  • Ienne, P
  • Kumar, A
  • Paul, K
  • et al.

Published Web Location

http://www1.cs.ucr.edu/faculty/philip/papers/conferences/aspdac10/aspdac10-dpm.pdf
No data is associated with this publication.
Abstract

Custom instruction set extensions (ISEs) are added to an extensible base processor to provide application-specific functionality at a low cost. As only one ISE executes at a time, resources can be shared. This paper presents a new high-level synthesis flow targeting ISEs. We emphasize a new technique for resource allocation, binding, and port assignment during synthesis. Our method is derived from prior work on datapath merging, and increases area reduction by accounting for the cost of multiplexors that must be inserted into the resulting datapath to achieve multi-operational functionality.

Many UC-authored scholarly publications are freely available on this site because of the UC's open access policies. Let us know how this access is important for you.

Item not freely available? Link broken?
Report a problem accessing this item