An Efficient FPGA Implementation of Scalable Matrix Inversion Core using QR Decomposition
Skip to main content
eScholarship
Open Access Publications from the University of California

An Efficient FPGA Implementation of Scalable Matrix Inversion Core using QR Decomposition

Abstract

We present a novel scalable architecture for matrix inversion that uses the modified Gram-Schmidt algorithm based on QR decomposition. Our core achieves a throughput of 0.18M updates per second for a 4 x 4 matrix using 19 bits of precision on a Xilinx Virtex4 SX FPGA. We also present two different designs which use longer data lines, 26 and 32 bits, and compare our results with another matrix inversion architecture which is the only scalable approach so far. We show that our core is significantly faster than the other published FPGA implementation as it requires fewer resources due to the usage of fixed point arithmetic and an effective resource utilization. We show that our proposed architecture is scalable by presenting the results for 6 x 6 and 8 x 8 matrices.

Pre-2018 CSE ID: CS2009-0938

Main Content
For improved accessibility of PDF content, download the file to your device.
Current View