Skip to main content
eScholarship
Open Access Publications from the University of California

Neuromodulation IC for System Integration and Self-Interference Cancellation

  • Author(s): Jung, Seobin N/A
  • Advisor(s): Alon, Elad
  • et al.
No data is associated with this publication.
Abstract

Recent advances in the brain-machine interfaces (BMI) have demonstrated its clinical efficacy for various applications such as prosthetic controls for motor-disabled patients and neural disease treatments. Among many other signal modalities, electrophysiology is one of the key areas to understand and engineer neural system. While impressive technical breakthroughs on electrodes, signal acquisition, and microstimulation were made, no electrode-based instrumentation reported so far achieved both coverage and resolution required for a closed-loop BMI with a high-degree of freedom and a clinical lifespan.

In this dissertation, a minimally invasive neural interface system that has a scalability (starting from thousands of neural sites but targeting millions), a fine resolution (<10um, <1ms), a broad coverage (a year, >10cm), an automated electrode insertion, and a low-energy neuromodulation (<500uW for 64-channel recording). This system became feasible by integrating state-of-art sub-components developed across UC Berkeley and UCSF labs. Each subcomponent is reviewed along with discussions on current state-of-arts and challenges. Prototype in vitro and ex vivo results are also shown.

Another challenge for a bidirectional neural interface is existence of self-interference. While simultaneous stimulation and recording are required for neuromodulation chips to support closed-loop BMI applications, such ICs suffer from large stimulus artifacts. The stimulus artifact is essentially a self-interference that originates from a stimulator pulse and couples into front-end recorders. Because the ICs typically have front-ends with limited input ranges, they saturate and lose desired neural signals.

This dissertation presents an active cancellation IC that expands the effective dynamic range (uncancelled artifact/noise) of the front-end to 8kHz bandwidth and for up to 200mVpp differential-mode (DM) artifact signals with only a modest (~10%) noise penalty. The analog canceller with its LMS loop handles a majority of the artifact signal at the input of the LNA while the digital canceller with another LMS loop further cancels out residual error. The chip was validated with in vivo cancellation measurement result.

Main Content

This item is under embargo until November 2, 2019.